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ABSTRACT 
On-chip thermal monitoring is becoming increasingly important as VLSI circuits 
becoming more complex. On-chip thermal monitors provide critical input to the power and 
thermal management structures that are necessary to prevent excessive chip temperatures 
from destroying the device or reducing the expected lifetime to unacceptable levels. In 
applications where on-chip heating is of concern, multiple built-in temperature sensors are 
distributed throughout the chip to monitor temperature at critical positions on the die. These 
on-chip temperature sensors must be compatible with submicron processes, must not 
consume a large area, and must be highly accurate with low power consumption over 
standard process variations and over typical supply voltage variations. 
One contribution of this work is the introduction of a threshold-voltage-based 
temperature sensor. It is based upon a self-stabilized feedback architecture.  This circuit 
expresses temperature information as an output voltage. An analysis of this circuit using a 
standard square-law model for the transistors with zero output conductance shows this 
structure is power supply independent with an output voltage that is linearly dependent upon 
the threshold voltage.  A more detailed analysis of both the VDD rejection and the output 
voltage linearity that includes the effect of the transistors output transconductance in the 
square-law model is also presented. Although the performance is still quite good, strategies 
to improve both linearity and VDD sensitivity are presented. Two implementations of this 
temperature sensor were fabricated, one in a TSMC 0.18µm process and the other in an ONC 
0.18 µm process. Both simulation results and experimental results of the two circuits show 
similar performance. The circuit in the TSMC 0.18 µm process consumes only 0.92µW of 
 xii 
 
power with a 1% duty cycle and requires an extremely small area of 15µm×24µm. Nine chips 
from two process runs with batch slope/curvature correction show a maximum INL error of 
0.05◦C over the temperature range [60◦C, 90◦C]. This accuracy is well beyond what is needed 
for power/thermal management circuitry to achieve target reliability goals in multi-core 
systems. 
Another contribution of this work is the introduction of a new temperature to digital 
converter (TmDC) that does not require a reference generator, an interface circuit, or an ADC.  
This TmDC has low supply sensitivity, small die area, and low power consumption. A 
prototype circuit designed to support power management applications over the [60 ̊C, 90 ̊C] 
temperature range was implemented in a 0.13µm CMOS process with a 1.2V power supply. 
It can be used as either a temperature trigger or a digital thermometer.   The total silicon area 
for the TmDC is only .0025mm2.  Measurement results show the maximum INL temperature 
error over the specified operating range with batch calibration is less than 0.1oC. 
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CHAPTER 1.  INTRODUCTION 
 
On-chip thermal monitoring is becoming increasingly important as VLSI circuits 
become more complex and denser. On-chip thermal monitors provide critical input to the 
power and thermal management structures that are necessary to prevent excessive chip 
temperatures from destroying the device or reducing the expected lifetime to unacceptable 
levels. In applications where on-chip heating is of concern, multiple built-in temperature 
sensors are distributed throughout the chip to monitor temperature at critical positions on the 
die. These on-chip temperature sensors must be compatible with the technology available in 
the process, must not consume a large area, and must have good accuracy with low power 
consumption over standard process variations and over typical supply voltage variations. For 
example, multi-core architectures dominate the microprocessor product lines of leading 
semiconductor companies because of the significant improvements in energy efficiency and 
performance over traditional single-core structures. However, multi-core structures have 
large temperature gradients and localized “hot spots”.  These hot spots are of major concern 
in multi-core processors [1], [2] and will degrade reliability [3] if any local peak temperature 
becomes too high. To mitigate these concerns, a power management strategy has been 
adopted [4] throughout the industry that reduces the processor power consumption when the 
local die temperature reaches a predetermined limit. This predetermined limit can be viewed 
as a trigger temperature.  Different methods of reducing the power consumption have been 
proposed, but they all include a reduction or “throttling” of the clock frequency and/or a 
reassignment of tasks amongst the cores.  This approach requires several temperature sensors 
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judiciously placed at critical points in each core [5] and as the number of cores continues to 
grow, this approach will require a growing number of on-chip temperature sensors that could 
be in the hundreds for processors with a large number of cores.   
Essentially all temperature sensors generate an electrical output signal that carries 
temperature information. This output signal is typically a voltage, a current, or a period. 
Usually the temperature sensors are designed to achieve a relationship between the output 
signal and the chip temperature that is nearly linear.  The dominant temperature dependent 
properties that have been used for many years for on-chip temperature sensors in both 
industry and the research community are the temperature dependent characteristics of pn 
junctions. The pn junction operating is modeled in (1-1) 
( )
BEV
nVT
sI T I e=                                                 (1-1) 
where Is  is the reverse saturation current, Vd is the junction voltage, VT=kT/q is the thermal 
voltage (approximately 26mV at 300K) and n is the empirical emission coefficient (1<n<2).  
The reverse saturation current is itself highly and nonlinearly temperature dependent as well 
and can be expressed as 
    
G0
T
-V
Vm
S SXI I T eJA
 
=  
  
                                       (1-2) 
where AJ is the area of the junction, ISX and m are process-dependent constants and VG0 is the 
bandgap voltage of silicon.  The parameters ISX, AJ, m, and VG0 are all independent of 
temperature.     
If a circuit is designed that forces the ratio of the currents of two diodes to be a 
constant, it is well-known that the nonlinear temperature dependence of IS vanishes in the 
difference in the two diode voltages thus resulting in a diode voltage difference that is 
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proportional to T.  This concept is widely used to build pn junction based temperature 
sensors.  One simple pn junction-based temperature sensor is shown in Figure 1.1. In this 
structure, ∆VBE is used as the differential output voltage. It’s easy to show that the 
differential output voltage for this circuit can be written as  
                    
1
2
ln( )BE
IkTV n
q I
∆ =                                              (1-3) 
where n is emission coefficient of the two diodes. In (1-3), the differential output voltage is 
linear with absolute temperature. This property has been known since the late 1960s and this 
voltage difference forms what is termed a PTAT (Proportional to Absolute Temperature) 
voltage.  In most works, the diode connected BJT is used instead of a diode as shown in 
Figure 1.1. Although the notation is a bit more tedious, it can be shown that if ratio between 
the currents in two diode-connected transistors is a constant, then the differential voltage 
denoted as BEV∆ in Figure 1.1 is also a PTAT voltage provided simple analytical models are 
used to characterize the BJT devices.  
 
Figure 1.1 Traditional temperature sensor design 
Although lots of products and published papers are based on this structure, the area 
required for on-chip pn-junction based temperature sensors is invariably large and they 
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dissipate considerable power. Even ignoring the size and power concerns, this type of 
temperature sensor is not practical for power management in standard bulk CMOS processes.  
In these processes, all pn-junctions and all BJTs are considered as parasitic devices.  For 
example, most bulk CMOS processes do not have a good diode but rather have a parasitic 
vertical pnp transistor. The model of the parasitic BJT is usually not well characterized in 
CMOS processes. The β of this pnp transistor is temperature-dependent and it has a 
temperature-dependent base-spreading resistance. The collector resistance of this parasitic 
vertical pnp transistor is also temperature dependent. These factors all degrade performance 
when using a pair of these devices as a temperature sensor.  
In recent work from Intel published at ISSCC 2012, it was reported that the pn 
junction based temperature sensor in a 32nm process has an INL error of ±1.2°C when 
designed to operate over the [40 ̊C, 80 ̊C] temperature range. This nonlinear error exceeds 
what is required for good control of reliability with power management circuits. The area, 
power dissipation, and limited accuracy of pn junction-based temperature sensors seriously 
compromise the practical utilization of these devices for integrated temperature sensors to 
support power management applications.  
Most other approaches to building integrated temperature sensors in CMOS processes 
are based upon the temperature dependence of the threshold voltage, of the mobility, of some 
resistance, or of some combined effects of these parameters. The mobility is proportional to 
Tα
 where α is somewhere around -1.5 and varies considerably from one process to another. 
Aside from the nonlinear dependence of mobility with temperature, the units of the mobility 
are AV-2F-1 thus necessitating the incorporation of other parameters to ultimately obtain an 
output from a circuit that is a current or a voltage.  The temperature dependence of the 
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resistance of available resistive structures in bulk CMOS processes is quite nonlinear and 
varies a lot from process node to process node.  When the temperature dependence of a 
resistor is used to build temperature sensors, a constant current is often forced to flow 
through the resistor to generate an output voltage that is proportional to the resistance.  The 
design of an on-chip temperature-independent constant current source is itself a challenging 
task.   The threshold voltage of both n-channel and p-channel devices is nearly linear with 
temperature. Since the units of the threshold voltage are volts, clever circuits have been 
proposed that directly express the threshold voltage at the output of the circuit.   Some of the 
most relevant works on integrated temperature sensors are presented in [6]-[15].  Although 
most of the works focus on expressing the output of the sensor as a voltage, there are several 
circuits reported that express the temperature dependence as a period. 
 In this work, a new type of VDD-insensitive temperature sensor structure that uses the 
temperature dependence of the threshold voltage of a MOS transistor to sense temperature is 
proposed. This sensor is based upon the well-known Widlar structure embedded in a self-
stabilized feedback loop. In this work, the resistor in the Widlar structure is replaced by a 
diode connected transistor. With this modification on the structure, the mobility effect can be 
removed from the output voltage expression. This self-stabilized feedback loop has a positive 
loop gain that can cause the circuit to have more than one stable operating point.  If this 
occurs, a startup circuit can be used to eliminate undesired stable operating points.  The use 
of startup circuits to eliminate undesired stable operating points is also discussed in this 
work.  
The on-chip temperature sensors introduced in this work can be realized in a very small area. 
Moreover, with calibration at a single temperature, they can achieve the accuracy needed for 
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power/thermal management over the practical temperature range required for these 
applications.  This sensor is highly insensitive to the supply voltage, has very low power 
dissipation, and will inherently scale across technology nodes.    
1.1 CMOS Threshold Voltage Based Temperature Sensor 
In Chapter 2, a basic VT based temperature sensor is introduced.  This part includes 
the circuit design supported by an analytical formulation based upon the square-law model 
for the MOS transistors.  Emphasis is placed on temperature sensors that can be practically 
placed at a large number of locations on a die to practically and accurately make rapid local 
die temperature measurements.  The target application of these sensors is for incorporation as 
part of the power management system of SoC scale circuits where power management is 
essential to limit operating temperature so that acceptable lifetime goals of thermally-stressed 
circuits can be achieved. The target accuracy of these temperature sensors is ± 1°C.  This 
high level of accuracy is needed because of the highly nonlinear relationship between the 
Median Time to Failure (MTF) of an integrated circuit and the temperature of devices and 
interconnects on silicon. Although the practical temperature range over which this accuracy 
is needed for power management applications is small, typically 60°C to 90°C, the proposed 
temperature sensor can also work over the broader temperature range from -20°C to 100°C.  
This type of temperature sensors can be used in other applications as well. Very small die 
area, low power dissipation, and robustness to process variations over different technology 
nodes are also important features for on-chip temperature sensor.  These issues will be 
assessed in this work.   
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The finite output conductance of the active devices affects the performance of most, if 
not all, on-chip temperature sensors. Based upon the square-law MOSFET model and 
assuming that the threshold voltage varies linearly with temperature, the output voltage for 
the proposed temperature sensor is perfectly linear with temperature and independent of the 
power supply voltage if the output conductance is neglected in the square-law device model. 
An analysis of the temperature linearity and the power supply sensitivity of the proposed 
structure that incorporates the output conductance in the square-law device model is also 
presented.  This analysis shows a modest degradation in performance due to the finite output 
conductance of the devices.  Modifications of the basic temperature sensor are given that 
help limit the performance degradation attributable to the finite output conductance of the 
active devices.  A noise analysis of the proposed temperature sensor is presented and a setup 
for testing the temperature sensor is discussed.  
To verify the performance of the proposed temperature sensors, two structures have 
been designed, fabricated, and tested.  Both five-transistor (denoted herein as the 5MOS 
structure) and four-transistor (denoted herein as the 4MOS structure) implementations of the 
basic VT-based temperature sensor are presented. Simulation results and measurement results 
show that the performance of the proposed VT-based temperature sensors meets the 
requirements needed for use as on-chip temperature sensors for power management 
applications. A 5MOS VT based temperature sensor is fabricated in both a TSMC 0.18µm 
1P6M process and an ONC 0.18µm process. Nine chips fabricated in a TSMC 0.18µm 1P6M 
process from two process runs with a single-temperature calibration and batch 
slope/curvature correction shows a maximum error of 0.1◦ over the temperature range of 
[60◦C, 90◦C]. This accuracy is well beyond what is needed for power/thermal management 
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circuitry to achieve target reliability goals in multi-core systems. With a 1% duty cycle, this 
temperature sensor consumes only 1µW and requires an extremely small area of 
15µm×24µm.  
1.2 Temperature to Digital Converter 
Traditionally, essentially all of the temperature sensors that have appeared in the 
literature provide an analog output voltage or current that carries the temperature 
information.  Many, if not most, temperature sensing applications require a digital output 
representation of temperature. The standard approach for obtaining a digital representation of 
temperature involves building an interface (alternately termed a signal conditioner) circuit to 
couple the output voltage or current from the temperature sensor to the input of an analog-to-
digital converter (ADC). With this approach, the output of the ADC becomes a Boolean 
representation of temperature. In addition to the temperature sensor, this approach requires 
three other circuit blocks; an ADC, a reference generator, and a signal conditioner. For 
different implementations of the temperature sensor, the sensing signal that contains the 
temperature information can be a voltage, a time, a period, or possibly a current.  
Correspondingly the input to the ADC can be a voltage, current, or may be a time or period. 
The most common approach uses an ADC with a voltage input.  This standard approach to 
obtaining a Boolean representation of temperature has several limitations. The first is the 
need of an ADC. Invariably the ADC consumes significant power and area. Secondly, the 
ADC needs a reference signal and this is usually obtained from a good supply-insensitive and 
temperature-independence reference generator.  One commonly used reference for ADCs 
with a voltage input is a standard Bandgap reference.  Irrespective of how the reference is 
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generated, it invariably consumes significant power and area. The area and power required 
for the signal conditioner can also be substantial. The area and power required for the signal 
conditioner, the ADC, and the reference generator is typically much larger than that required 
for the core temperature sensor itself.  Finally, the performance of structures that provide a 
Boolean output following this approach is degraded by both the temperature and voltage 
dependence of the ancillary components and this performance degradation can be substantial.  
In Chapter 3, a new approach to the design of temperature to digital converters 
(TmDC) is introduced. With this approach, the reference generator, the ADC, and the signal 
conditioner are eliminated!  A single comparator and some configuration switches internal to 
the temperature is all that is needed to build the TmDC.  With this approach, substantial 
reductions in area, power dissipation and supply sensitivity can be achieved while still 
achieving good performance.  The temperature sensing part of the circuit is based upon the 
temperature dependence of the threshold voltage which has been used to obtain temperature 
sensors with an analog output in the past [16].  The design of a TmDC is described and 
measurement results of a TmDC that was implemented in a 0.13µm CMOS process are 
discussed. The nominal power supply is 1.2V. It works in the temperature range of [60 ̊C, 
90 ̊C], which is for power management purpose. It shows with 1.2V power supply. The 
measurement results show the maximum temperature error for the digital output in the 
operating range is ±0.1 ̊C. 
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CHAPTER 2.  CMOS THRESHOLD VOLTAGE BASED 
TEMPERATURE SENSOR 
 
2.1 Introduction 
As integrated circuits are becoming larger and more complex, thermal constraints are 
emerging as a dominant performance limiter. It is well known that leakage currents increase 
exponentially with chip temperature. In a recent report from Intel [1], it was reported that 
every 15ºC increase will cause delay to increase by approximately 10% to 15%.  High chip or 
even high localized die temperatures reduce reliability attributable to electromigration. The 
relationship between electromigration-induced reliability degradation and temperature is 
highly nonlinear with even small increases in temperature above a critical threshold causing 
dramatic reductions in reliability.  A power/thermal management block, often termed a 
Power Manager, is included on many integrated circuits today to limit the thermally-induced 
degradation in performance and reliability.   
For many years, at most one on-chip temperature sensor was used throughout the 
industry to provided temperature information to the Power Manager.  Unfortunately, 
performance degradation and even more importantly reliability degradation is localized.  If 
acceptable reliability is to be achieved with the single temperature sensor solutions, a very 
conservative power management strategy must be adopted to prevent high die temperatures 
at positions located away from the temperature sensor from reducing reliability. 
Improvements in performance and reliability can be achieved if multiple on-chip temperature 
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sensors are strategically placed at critical locations on a die so that the maximum localized 
temperature can be limited to an acceptable level.  Invariably, inputs to the Power Manager 
today included measurements of temperature at one or more locations on a die.       
Traditional microprocessor and microcontroller architectures were built around a 
single processing unit. This processing unit is often termed a “core’. When operating at high 
clock rates, internal power dissipation causes the average die temperature to increase.  Since 
power dissipation is not uniform across a die, thermal gradients are also introduced along 
with the associated “hot spots” at specific locations on the die. The temperature at these “hot 
spots” can be significantly higher than the average die temperature.   
Today, many microprocessor and microcontroller products are based upon multi-core 
architectures whereby multiple processing units are operating in parallel.  Multi-core 
architectures offer significant improvements in energy efficiency and performance.  But 
multi-core architectures invariably have large temperature gradients and multiple “hot spots” 
in each core. Hence, single-point temperature measurements and even temperature 
measurements at a small number of locations on a die do not provide enough temperature 
information to the Power Manager to achieve good system performance and good reliability 
in most microprocessor and microcontroller applications where performance is limited by 
temperature concerns. In these applications, a large number of temperature sensors 
strategically placed at critical locations in each core are needed to provide the input to the 
Power Manager that is necessary for optimizing performance at an acceptable reliability 
level.  The need for multi-site on-chip temperature sensors that provide localized temperature 
measurement data to the Power Manager extends to applications well beyond the in the 
microprocessor and microcontroller fields.     
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Most published results on on-chip temperature sensors focus on performance over a 
wide temperature range (eg: -20 ºC~100 ºC) but there is little in the literature that suggests 
this wide range of operation is of much use for power/thermal management applications. 
References [6] ~ [8] suggest that the temperature range of [60 ºC, 90 ºC] is of primary 
concern for power/thermal management in silicon integrated circuits and often a temperature 
is this range is used as a trigger temperature for throttling performance to achieve an 
acceptable level of reliability.  This work will focus specifically on the design of on-chip 
temperature sensors that support power/thermal management in multi-core and related 
applications where the operating temperature range of interest is rather narrow.  
The performance requirements for the on-die temperature sensors for multi-core 
power/thermal management are quite strict. The sensors need to be small so that they can be 
placed close to a cluster of critical transistors and so that the area overhead associated with 
the temperature sensors is small. The temperature sensors should be power efficient to 
minimize degradation of the overall power budget and to circumvent self-heating errors. The 
sensors need to be accurate enough to achieve acceptable system lifetime. The Power 
Manager often manages reliability by throttling the speed of the circuit to keep the maximum 
temperature at any location on the die below a predetermined threshold.  This threshold, 
descriptively termed the trigger temperature, is established to guarantee the target Median 
Time to Failure (MTF) of the system is achieved. The trigger temperature is typically 
selected so that the target MTF is achieved if the system operates continuously at the trigger 
temperature throughout the operating life of the device.   
The wear-induced time to failure, tF, of an integrated circuit is a random variable that 
is dependent upon the electrical and thermal stress placed on silicon during the operation of 
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the circuit. The reliability of an integrated circuit is related to the Cumulative Distribution 
Function (CDF) of tF, denoted as F(tF), by the expression R(tF)=1-F(tF).  There are several 
different metrics used to characterize the reliability of an integrated circuit.  The metric 
“Failure In Time” (FIT) is often used by the semiconductor industry to characterize the 
reliability of an integrated circuit since it is a direct measure of the number or percent of 
failures that will occur in the early operating life of a circuit.  But the statistical 
characterization of the FIT is somewhat tedious.  The MTF is more commonly used 
throughout the statistics community.  There is a one-to-one relationship between the FIT and 
the MTF for the random variable tF.  Throughout this work, emphasis will be placed on the 
MTF metric.  The MTF is naturally much longer than the specified operating life of an 
integrated circuit which is expected to have a very low of probability of failure throughout its 
normal operating life.  
There are several different stress dependent failure mechanisms in silicon.  One of the 
most problematic is electromigration in metal interconnects.  The Cumulative Distribution 
Function (CDF) for electromigration-induced failure in an aluminum interconnect assuming a 
log-normal distribution of tF with a shape parameters of σ = 0.1 years and a mean of µ=20 
years operating at a constant temperature of 73.6oC and a constant current density of 2.5 
MA/cm2 is shown as the solid blue curve in Figure 2.1.  It can be readily shown that a ±1.4◦C 
change in the operating temperature will cause ±10% deviation of the MTF.  Thus, if a target 
MTF of 20 years is established as a performance metric, and if the Power Manager throttles 
the speed of the circuit so that it operates continuously at the measured trigger temperature 
which is nominally 73.6oC, a measurement error of ±1.4◦C will cause a ±10% deviation in the 
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MTF.  This example shows that on-chip temperature sensors must be quite accurate to meet 
tight reliability goals with the power/thermal management circuits.  
 
Figure 2.1  CDF of tF for electromigration-induced failure in aluminum interconnects with 
both thermal and electrical stress 
 A family of VT (threshold voltage) based temperature sensors have been reported 
recently [6] ~ [8] have that and show good linearity over a wide temperature range. 
Compared with traditional PTAT temperature sensors using the pn junction for sensing 
temperature, the VT-based temperature sensors have significant advantages in both area and 
power consumption.  These advantages make them particularly attractive for multi-site on-
die power/thermal management applications.  
In this work, two very small low power VT-based temperature sensors are proposed 
that are suitable for multi-site on-die temperature measurement to support power/thermal 
management applications.  Neglecting the output conductance and using a basic square-law 
model of the MOS transistors, it can be shown that these temperature sensors express the 
threshold voltage at the output of the temperature sensor. The VDD independence in these 
circuits is achieved by using self-stabilized positive feedback architecture.  If the linear 
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temperature dependence of VT that is incorporated in the BSIM4 device model is assumed, 
the square-law analysis predicts the output voltage of these temperature sensors is perfectly 
linear with temperature. An analysis of the temperature linearity and the power supply 
sensitivity of the proposed structure that incorporates the output conductance in the square-
law device model are also presented.  This more detailed analysis shows good linearity and a 
low sensitivity to the supply voltage. SPECTRE simulation results using BSIM4 models for 
all transistors also show good linearity with temperature and a small sensitivity to the supply 
voltage. Measurement results for prototype temperature sensors designed and fabricated in a 
0.18µm CMOS process confirm the good linearity and low power supply sensitivity of these 
structures. 
2.2 Circuit Design 
The proposed VT -based temperature sensors are shown in Figure 2.2 and Figure 2.3 
exclusive of startup circuits that are discussed later.  The circuit in Figure 2.2 requires four 
MOS transistors and is denoted henceforth as Circuit A.  If it is assumed that an output 
referenced to ground is desired, the output voltage that carries the temperature information is 
the voltage V1.  This circuit requires a dual-threshold voltage process, that is, a process where 
there are two n-channel transistors available with modestly different threshold voltages or 
two p-channel transistors available with modestly different threshold voltages.   In this 
discussion, it will be assumed that the n-channel transistor M1 has a higher threshold voltage 
than M2 and that the threshold voltages of the p-channel transistors are the same. The circuit 
of Figure 2.3 requires five MOS transistors and is denoted as Circuit B but does not require a 
dual-threshold process. Either the voltage V1 or the voltage V3 serves as a ground-referenced 
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output.  Circuit A has considerably more supply voltage headroom than Circuit B.  For 
comparison purposes, V1 of Circuit A and V3 of Circuit B are chosen as the output voltages 
since both about one Vgs voltage level above ground. 
 
Figure 2.2  Circuit A: 4 MOSFET dual-threshold temperature sensor 
 
Figure 2.3  Circuit B: 5 MOSFETs temperature sensor 
 
M 3
I2
V1
VDD
GND
M 1
I1
M 4
M 2
V2
High VT
 A
M3
I2
V1
V3
VDD
GND
M1
M5
I1
M4
M2
V2
A
 19 
 
2.2.1 Circuit description 
In these circuits, the transistors M3 and M4 form a current mirror.  Sizing of the 
transistors M3 and M4 determines the relationship between the currents I1 and I2 of this 
current mirror. The circuit can be designed to operate with different current mirror gains and 
the mirror gain is a degree of freedom in the design space for these circuits.  The two VT-
based temperature sensors can be described using the two equation groups (2-1) and (2-2) 
that are based on the square-law device model without considering channel length 
modulation effects. (2-1) corresponds to Circuit A and (2-2) corresponds to Circuit B.  The 
parameters used in these equations are the standard square-law model parameters.  Equation 
set (2-1) is a set of 4 equations in the four unknown electrical parameters {V1, V2, I1, I2} and 
the four design variables 31 2 4
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unknown electrical parameters {V1,V2,V3,I1, I2} and the five design variables 
3 51 2 4
1 2 3 4 5
, , , ,
W WW W W
L L L L L
 
 
 
. 
( )
( )
( )
( )
2
1 1 1
1
2
2 3 1
3
2
1 2 2
2
2
2 4 2
4
1
2
1
2
1
2
1
2
n ox T
p ox DD T
n ox T
p ox DD T
WC V V I
L
WC V V V I
L
WC V V I
L
WC V V V I
L
µ
µ
µ
µ
  
− = 
 
  
− − =  
 

 
− =   

 
− − =   
                                   (2-1) 
 20 
 
( )
( )
( )
( )
( )
2
1 3 1 1
1
2
3 5 1
5
2
2 3 1
3
2
1 2 2
2
2
2 4 2
4
1
2
1
2
1
2
1
2
1
2
n ox T
n ox T
p ox DD T
n ox T
p ox DD T
WC V V V I
L
WC V V I
L
WC V V V I
L
WC V V I
L
WC V V V I
L
µ
µ
µ
µ
µ
  
− − = 
 
  
− =  
 
  
− − =  
 
  
− =  
 
  
− − = 
  
                                    (2-2) 
Assuming that VT3=VT4, and the p-channel current mirror gain, M43, is 1,
43
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, the outputs, V1 of Circuit A and V3 of Circuit B can be obtained from 
(2-1) and (2-2) respectively, and are shown in (2-3) and (2-4), 
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where ƞ12 is defined as 
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and ƞ15 is defined as   
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In order to keep all the devices operating in strong inversion, there should be a 
condition about the size ratios in the two circuit designs. ƞ12 of Circuit A should be larger 
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than 1. In Circuit B, ƞ12 should be larger than 1 and the denominator of equation (2-4) should 
be negative. It can be observed from (2-3) and (2-4) that the two outputs are both linear 
functions of NMOS threshold voltages and are VDD independent when the transistor square-
law model is used and the output conductance is neglected. In both output functions, the only 
temperature dependent parameter is VT. All other parameters are transistor size ratios. 
According to the threshold voltage temperature dependence model in [9], the threshold 
voltage itself is linear with respect to temperature and is modeled by (2-7). 
0( ) ( 1 1 2 ) 1Tn Tn bseff
eff NOM
L TV T V KT KT L KT V
L T
 
= + + × + × × − 
 
              (2-7) 
In (2-7), the parameters VTn0, KT1, KT1L and KT2 are all temperature-independent 
process parameters and components of the first-order temperature coefficient. KT1L is 
related to transistor size and will not affect output linearity. KT2 is the scalar of the effective 
voltage across the transistor bulk and source terminals.  
If Vbseff varies with temperature the output voltage temperature linearity will be 
degraded and if Vbseff varies with VDD, the output supply sensitivity will be degraded.  The 
degradation in linearity and supply sensitivity will typically be small and is little concern in 
most applications.  In Circuit A, the NMOS transistors bulks are typically connected to their 
sources in a bulk CMOS process thus all Vbseff voltages are equal to zero so the linearity and 
supply sensitivity degradation are not an issue. The bulk of M2 in Circuit B is separated from 
its source and this will introduce a small nonlinearity in the output voltage and a small VDD 
sensitivity.  If the Vbseff effects in Circuit B are too large, the roles of the n-channel and the p-
channel transistors and the roles of VDD and GND can be interchanged obtaining a 
complimentary circuit with three p-channel transistors and two n-channel transistors.  In the 
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complimentary circuit, the output voltages are referenced to VDD instead of to ground.  If the 
p-channel transistors M1 and M5 in the complimentary circuit are fabricated in separate 
wells, the Vbseff of both transistors can be made equal to 0 by connecting the bulks to the 
sources of the transistors. 
2.2.2 Startup circuit 
Both temperature sensor circuits are based upon self-biased positive feedback loops 
thus raising concerns about the presence of multiple stable operating points. In recent work 
[10], a method has been proposed to determine the number of stable operating points using a 
circuit-level homotopy analysis approach. With this approach  [10], the feedback loop of 
both circuits are broken at the nodes labeled with the “A” in Figure 2.2 and Figure 2.3 thus 
splitting the “A” node into two nodes.  An independent voltage source is then inserted at the 
gate of transistors M2 and the resultant loop transfer curve from this input to the remaining 
break-point node is obtained.  The intersection points between the loop transfer curve and 
line Vout=Vin will reveal all equilibrium points.  If the slope of the loop transfer curve at an 
intersection point is less than unity, the intersection point is a stable operating point.  If there 
is more than one stable operating point, a startup circuit must be added to remove the 
undesired stable operating points.  This homotopy method will be used to determine if a 
startup circuit is needed and, if needed, it will be used to determine that the startup circuit is 
effective at removing undesired stable operating points.  
Loop transfer curves for Circuit A and Circuit B obtained by breaking the feedback 
loop at the nodes labeled “A” in the figures are shown respectively in Figure 2.4 and Figure 
2.5.  When Circuit A is appropriately designed, the open loop gain of the saturation region of 
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the transfer function (as shown by the solid blue lines in Figure 2.4 will be smaller than 1. 
The loop gain that is smaller than 1 is denoted as AVL. From Figure 2.4, it can be seen Circuit 
A has only one intersection of the loop transfer curve and the Vout’=VIN line and thus only 
one operating point.  Thus Circuit A does not need a startup circuit to force the circuit to 
operate at the desired operating point.  
 
Figure 2.4  Transfer characteristics of Circuit A 
It’s a different situation in Circuit B. In Figure 2.5, the blue dashed line shows the 
loop transfer curve of Circuit B without a startup circuit.  Since there are three intersection 
points with the Vout’=VIN line, there are three equilibrium points.  The largest of these three 
equilibrium points is the desired operating point.  Since the slope of the loop transfer curve is 
less than 1 at two of these equilibrium points, two of these intersection points are stable 
equilibrium points.  Thus, to guarantee that Circuit B always operates at the desired operating 
point, a startup circuit must be added. When the startup circuit is added, the loop transfer 
curve should be modified as shown on the purple line. The open loop transfer curve with an 
effective startup circuit should have only a single intersection with the Vout’=VIN line and this 
intersection should occur at the desired operating point.  The desired operating point should 
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not be altered with the startup circuit. Figure 2.6 shows a modification of Circuit B that 
includes a start-up circuit.  In this circuit, the startup circuit is simply the single transistor MS. 
 
Figure 2.5  Transfer characteristics of Circuit B 
 
Figure 2.6  VT Temperature sensor with start-up device 
2.2.3 Finite transistor conductance effect on temperature sensor performance 
Since the output voltages of Circuit A and Circuit B are independent of VDD and 
linearly dependent upon VT when a basic square-law device model is used, the dominant 
contributor to a VDD sensitivity and to a nonlinear dependence on VT must come from model 
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parameters that have been neglected in the formulation of equations (2-1) and (2-2). 
Simulations with more accurate device models suggest that the dominant contributor to 
nonlinear threshold dependence and VDD sensitivity for these two circuits is the output 
conductance of the MOS transistors. Simulation results also suggest that though the effects of 
the output conductance on VT linearity and VDD sensitivity are small, they can not be 
neglected when designing circuits based upon the architectures of Circuit A and Circuit B for 
power/thermal management applications.   
In the analysis presented in Section 2.2.1, the output conductance of the transistor was 
neglected. The analysis presented in [6] ~ [8], which was also based upon the square-law 
model of the MOS transistors, did not include the output conductance either.  The earlier 
analysis involved solving a set of simultaneous nonlinear equations such as those in equation 
(2-1) or those in equation (2-2) and in spite of the fact that these equations are nonlinear, a 
simple closed form analytical expression for the output voltage was obtained.  Inclusion of 
the output conductance in the square-law device models and correspondingly into a set of 
nonlinear equations similar to equations (2-1) or (2-2) is straightforward and are given 
respectively by (2-8) for Circuit A and by (2-9) for Circuit B. 
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(2-9) 
where the parameters { }1 2 3 4 5, , , ,λ λ λ λ λ are the channel length modulation parameters 
(alternately termed the output conductance parameters). Ideallyλ1=λ2=λ3=λ4=λ5=0, noticeably 
absent from these equations is the last equation in (2-1) and (2-2), specifically the equation 
I1=I2. This constraint may be difficult to precisely achieve but the design constraint 3 4
3 4
W W
L L
=
will force the nominal value of the currents I1 and I2 to be equal. The additional model 
complexity dramatically complicates the analytical solution of these sets of nonlinear 
equations which is necessary for obtaining a closed form expression for the output voltage.   
In this section, the VDD dependency and the temperature nonlinearity of the two 
circuit outputs based on the square-law model of the device with finite transistor conductance 
effects will be analyzed and compared. Circuit A, the 4 MOSFET temperature sensors, is 
initially considered. If the finite output conductance effects of all four transistors are 
simultaneously included, conceptually the set of four nonlinear equations in (2-8) can be 
solved for the unknown electrical variables {V1, V2, I1, I2}.  Since we are interested in the 
output voltage V1, the currents I1 and I2 can be eliminated in (2-8) to obtain the expressions 
in (2-10) that contains two equations and the two unknown variables V1 and V2. 
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(2-10)
 
Unfortunately, a closed-form analytical expression for the output voltage V1 will be 
difficult or impossible to obtain from (2-10).  Thus, it is not easy to observe the output 
voltage temperature and VDD dependency from a direct solution of (2-10)  
Alternatively, the set of equations in (2-8) will be used to obtain a truncated Taylor’s 
series expansion of the output voltage to obtain an expression for the output voltage that 
explicitly shows the effects of the output conductance of the MOS devices on the 
performance of the temperature.  This expansion will be in terms of the lambda parameters
{ }1 2 3 4, , ,λ λ λ λ  with the expansion point being the ideal value for these parameters, 
λ1=λ2=λ3=λ4=0. Because the parameter lambda is very small, all cross products and higher-
order powers of λ can be neglected.  This is equivalent to truncating the Taylor’s series after 
first-order terms.  The Taylor’s series expansion of the output voltage, truncated after the 
first-order lambda terms is shown in equation group in (2-11).  
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Since the partial derivatives are all evaluated 0λ

 , the first order coefficient of λi 
(∂V1/∂λi) can be calculated by considering one transistor λi in the equations in (2-8) at a time 
and assuming all other λ values are 0. For example, in order to calculate the ∂V1/∂λ1 term, 
setting 2 3 4 0λ λ λ= = =  in (2-8), the set of equations in (2-12) is obtained. 
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It will now be assumed that the circuit is designed for a nominal p-channel mirror 
gain of 1 (i.e. W3=W4, L3=L4) and that the threshold voltages for M3 and M4 are matched 
(i.e. VT3=VT4).  With these simplifying assumptions, V2 can be eliminated between the two 
nonlinear equations in (2-12) to obtain (2-13) which includes only V1.  If both sides of this 
equation are squared, it is apparent that this is a third-order polynomial equation in V1.  
Although a closed-form solution of this equation is possible, the analytical expression for the 
cubic equation is so cumbersome that it will likely give little analytical insight in the 
operation of the circuit.    
 
( ) ( )1 2 12 1 1 1 11T TV V V V Vη λ− = − +
                            (2-13) 
In (2-13), the parameter η12 is as defined in equation (2-5).  
Taking the partial derivative of (2-13) with respect to λ1, the expression for the partial 
derivative shown in (2-14) is obtained.  
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1 12
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V V V V
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η
λ η
∂ −
= −
∂ −
                                (2-14) 
Similarly, all of ∂Vi/∂λi, where i is the integer from 1 to 4, can be calculated and they 
are shown in (2-15). 
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It remains to replace  and  with their nominal expressions in equation group (2-
16), 
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where VTP=VT3=VT4 is the p-channel threshold voltage and where η13 is the size/mobility rati
o term relating M1 and M3. 
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                                                 (2-17) 
By substituting (2-16) into (2-15), the Taylor’s series expansion of output voltage V1 
truncated after the first-order lambda terms can be written as in equation (2-18).                          
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Compared with the V1 output expression based on the square-law model without 
transistor output conductance effects of (2-3), V1 in (2-18) is a weak function of VDD.    
The VDD dependency of the Circuit A output can be approximated from the output 
voltage polynomial expression (2-18). ∂V1/∂VDD is calculated and shown as the following 
equation (2-19)  
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                 (2-19)  
This VDD dependency of output voltage degrades the performance of this circuit. As 
was discussed previously, the parameter η12 is constrained by the inequality η12 > 1.   From 
the equation in (2-19), it can be observed that several methods can be used to reduce the 
power supply dependence of this circuit. One is to increase the square root of size ratio 
between M1 and M2, η12, because it can be easily shown that the absolute value of ∂V1/∂VDD 
varies inversely with η12 for η12 > 1. However, the condition that all the transistors must work 
in the saturation region will limit the scaling of η12. Another is to select the lengths of the 
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transistors M2 and M3 to minimize the parameters λ2 and λ3.  Another method is to use 
cascode structures for M2 and M3 to decrease the effective values for λ2 and λ3.  Usually the 
cascode structure can improve the transistor output impedance by 10 to 100 times, depending 
on the process. The four-transistor structure of Circuit A has enough voltage headroom for 
cascoding even in a small feature size process. The benefits of using cascoding for Circuit A 
to reduce power supply dependency can be substantial.  
From both simulation and measurement results, it has been observed that the 
nonlinearity of the output voltage with respect to temperature is dominated by the 2nd order 
temperature effects. This 2nd-order temperature dependence comes dominantly from two 
sources.  One is a modest second-order temperature dependence in the threshold voltages 
themselves which is not modeled in equation (2-7).  The other comes from the threshold 
voltage products that appear in (2-18) which also introduce a second-order term since the 
threshold voltages themselves vary dominantly linearly with temperature.  This latter 
nonlinearity is introduced through the nonideal output conductance parameters in the 
transistors. Minimizing the absolute value of the 2nd -order temperature coefficient is an 
important method to improve the output voltage linearity in the temperature domain.  
If it is assumed that the threshold voltage for M3 and M4 are the same, it follows from 
(2-7) that the temperature dependence of the threshold voltage for the four transistors can be 
approximated by the expressions 
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In these expressions, it has been assumed that the same TNOM is used for all devices.  
The parameters k11, k21, kp1,VT10,VT20 and VTp0 have been introduced for notational 
convenience.  In a typical process, k11 and k21 are negative and kp1 is positive. Likewise VT10 
and VT20 are positive and VTp0 is negative. 
Replacing all threshold voltages in (2-18) by the temperature dependent VT model in 
(2-20), the output voltage thermal characteristics can be obtained. The 2nd-order temperature 
coefficient, ∂2V1/∂T2 can be obtained by differentiating equation (2-18) with respect to 
temperature.  This derivative is shown in (2-21).  
( ) ( ) ( ) ( ) ( ) ( )( )( )2 1 12 11 21 1 3 12 11 21 2 4 12 1 13 11 212 3
12
1
2( 1) p
V k k k k k k k
T
η λ λ η λ λ η η
η
∂ −
= − + − + + − + −
∂ −
 (2-21) 
It can be observed from (2-21) that the coefficients of λ1 and λ3 are identical as are the 
coefficients of λ2 and λ4. And, if in a process the coefficients k11 and k12 were to be equal, the 
second-order effects would vanish.  However, in the process used in this work, k11 of a high 
VT transistor is more negative than k21 of the normal VT transistor. Since η12 is larger than 1, 
it follows that all of the λ coefficients are negative.  Thus it can be concluded that ∂2V1/∂T2 is 
always negative.  The designer does have some control over the magnitude of the second 
derivative term with device sizing since the length of the transistors affects the size of the λ 
coefficients. Since the absolute value of ∂2V1/∂T2 is inversely proportional to η12 for large η12 
and since η13 affects the coefficients of λ2 and λ4, the designer does have some additional 
control over the size of the second-order term but area, headroom and operating region 
constraints limit how much reduction in the second-order temperature coefficient is practical.  
The cascode structure can be used to attenuate the 2nd-order temperature effects by making 
the effective lambdas of all the transistors smaller.  
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As an example, consider a design where η12 =4.5, η13=1.14 in a process with 
TNOM=300, k11=-0.87mV/˚C, k21=-0.73mV/˚C and kp1=0.80mV/˚C. It follows from (2-21) 
that the second-order temperature coefficient of V1 can be expressed by (2-22), 
2
8 8 8 81
1 2 3 42 2.2 10 2.04 10 2.1 10 1.9 10
V
T
λ λ λ λ− − − −∂ = − × × − × × − × × − × ×
∂      (2-22) 
From (2-22), it can be observed that in this example, the lambda coefficient of each 
transistor makes a comparable contribution to the nonlinearity of the output voltage in 
temperature domain. This example suggests that cascoding of all four transistors is necessary 
to get a significant reduction in the 2nd-order temperature coefficient.   
Circuit B (the 5 MOS temperature sensor) has similar VDD and temperature 
dependency compared with Circuit A (4MOS temperature sensor).  Following the same 
process used in the analysis of Circuit A, the VDD coefficient and 2nd order temperature 
coefficient of V3 in Circuit B can be obtained.  They are given in equations (2-23) and (2-24) 
respectively, 
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where 
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( ) ( )15 1 5W WL Lη =                                              (2-25) 
and k51 is the first order temperature coefficient of M5 threshold voltage. 
Similarly, from the equation in (2-23) it can be known, the voltage output of Circuit B 
(5MOS structure temperature sensor) is also a function of the power supply voltage VDD. 
Cascoding of the structure of Circuit B can also be used to help decrease the VDD 
sensitivity.  
In order to evaluate the temperature linearity of the output voltage of Circuit B the sec
ond-order temperature coefficient expression in (2-24) needs to be simplified. Because M1, 
M2 and M5 in Circuit B are the same type NMOS transistor, their first-order threshold voltag
e temperature coefficients are nominally the same. The parameters kn1 and kp1 will be used t
o denote the first-order temperature threshold voltage temperature coefficients for the NMOS
 and PMOS transistors.  With this notation, the 2nd order temperature coefficient of the outpu
t of Circuit B is shown in (2-26). 
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 (2-26) 
Even with the simplification of (2-26), the second-order temperature coefficient of 
∂
2V3/∂T2 in Circuit B is still more complex than the expression for ∂2V3/∂T2 in Circuit A.  
From the requirement of equation (2-4), it can be known that     and	 	 
   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. Using these two conditions, it can be proved that ∂2V3/∂T2 is always smaller than zero and 
∂
2V3/∂T2∂λi (i=1~5) are negative.  Because	 	 
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  , it proves that  ∂2V3/∂T2∂λ1>0.  Similarly, it can be proved that 
∂
2V3/∂T2∂λi (i=1~5) are negative. The methods to decrease the second-order temperature 
nonlinearity for Circuit A should also decrease the second-order temperature nonlinearity for 
Circuit B. 
In conclusion, the output voltages of both Circuit A and Circuit B have similar 
properties with respect to both VDD dependency and temperature nonlinearity. Judicious 
choice of the transistor sizes in the design can help reduce VDD sensitivity and temperature 
nonlinearity, but this method is constrained with the requirement that the transistors are to be 
operating in the saturation region to make this analysis valid. The cascode structure can 
enlarge the transistor output impedance and reduce both the VDD sensitivity and the second-
order temperature coefficients. However, more voltage headroom is needed for the cascode 
structure. Circuit A (4MOS temperature sensor) has more voltage headroom than Circuit B 
(5MOS temperature sensor) making cascoding more practical.   Depending upon specific 
details of a given process, cascoding for Circuit B may be quite challenging or not possible at 
all.   Circuit A, which is viable only for dual-threshold processes, should have enough 
headroom for cascoding in most practical dual-threshold processes.  Circuit B does have the 
advantage of simultaneously providing two different voltage levels, denoted as V1 and V3 in 
Figure 2.3. 
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2.3 Simulation Results 
5 MOS temperature sensor (Circuit B) in Figure 2.3 has been designed in an ONC 
0.18µm process with a 1.8V voltage power supply.  In this process, the nominal threshold 
voltage for the n-channel devices, specifically VTn0 in equation (2-7) is 667 mV and the 
corresponding nominal threshold voltage for the p-channel devices, VTp0, is 676 mV. Based 
upon the notation used in equation (2-20), the temperature coefficients of these threshold 
voltages are characterized by the parameters TNOM=300, kn1=-0.88mV/˚C, and 
kp1=0.91mV/˚C’.  
Device dimensions in this design are given in Table 2.1.  This design consumes only 
102.6µW of power when operating with a 100% duty cycle.  A layout of this circuit is shown 
in Figure 2.7. The area for the circuit is very small requiring only 330 µm2 of silicon 
exclusive of bonding pads.  
Table 2.1 Device dimensions of 5MOS temperature sensor 
M1 M2 M3 M4 M5 
5µm/0.4µm 0.45µm/0.6µm 5µm/1µm 5µm/1µm 8µm/0.4µm 
 
Figure 2.7  Layout of 5 MOS temperature sensors (Circuit B) 
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SPECTRE simulation results of the 5 MOS temperature sensor for the V3 output node 
are shown in the temperature domain in the following figures.  The simulated output voltage 
over different process corners is shown in Figure 2.8. TT, FF and SS denote typical NMOS-
typical PMOS, fast NMOS-fast PMOS,  and slow NMOS-slow PMOS respectively. The 
nominal temperature coefficient corresponding to the TT model parameters is -1.1mV/oC.  
From Figure 2.8, it can be observed that process variations cause shifts in the output voltage. 
The impact of these shifts can be easily eliminated with a one-point temperature calibration. 
The sensor has been designed to operate over the temperature range of [-20°C, 100°C]. 
However, the much narrower temperature range of [60°C, 90°C] is adequate for most power 
management applications.  
 
Figure 2.8  Output voltages of 5 MOS temperature sensors (Circuit B) over different process 
corners 
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Figure 2.9 shows the Integral Nonlinearity Error (INL) error based upon an end-point 
fit line over the temperature range of [-20◦C, 100◦C].  Over this range, the temperature error 
is bounded within ±0.4◦C over process corners. 
 
Figure 2.9  INL temperature errors of 5 MOS temperature sensor (Circuit B) over different 
process corners in the temperature range of [-20˚C, 100˚C] 
 Figure 2.10 shows the INL error over narrow temperature range of [60 ˚C, 90◦C].  
The INL temperature error is within 0.1 ◦C over this narrow temperature range and much 
smaller than that over 120 ◦C temperature range. With 20mV VDD variation, the output of this 
5MOS temperature sensor changes by 0.2mV.  The layout area of this temperature sensor is 
only 330µm2 and the power consumption is 103µW when operating with a 100% duty cycle. 
The above performances show the proposed temperature sensors is tinny, accurate enough 
and robust over process variation and indicate VT based temperature sensor has potential to 
be used as on-chip temperature sensor for power management.  
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Figure 2.10 INL temperature errors of 5 MOS temperature sensor (Circuit B) over different 
process corners in the temperature range of [60˚C, 90˚C] 
4 MOS temperature sensor (Circuit B) in Figure 2.2 has been designed in 65nm 
process with a 1.2V voltage power supply. In this process, the nominal threshold voltage for 
the normal n-channel devices, specifically VTn20 in equation (2-20) is 392 mV and the 
nominal threshold voltage for the high n-channel devices, specifically VTn10 in equation (2-
20) is 0.505 mV. The corresponding nominal threshold voltage for the p-channel devices, 
VTp0, is -0.416 mV. Based upon the notation used in equation (2-20), the temperature 
coefficients of these threshold voltages are characterized by the parameters TNOM=300, kn1=--
1.16mV/˚C, kn2=-1.45mV/˚C, and kp1=0.109mV/˚C’.  Device dimensions in this design are 
given in Table 2.2.  This design consumes only 11µW of power when operating with a 100% 
duty cycle. The active area for the circuit is very small requiring only 54 µm2. The voltage 
outputs V1 of MOS4 temperature sensor are plotted in Figure 2.11. The nominal temperature 
coefficient is -1.06mV/°C. The maximum temperature nonlinearity error over process corners 
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is 0.0085°C across the temperature range between 60°C and 90°C, which is shown in Figure 
2.12. 
Table 2.2 Device dimensions of 4MOS temperature sensor 
M1 M2 M3 M4 
4.8µm/1µm 0.3µm/1µm 1.5µm/1µm 1.5µm/1µm 
   
Figure 2.11 Output voltages of 4MOS temperature sensors (Circuit A) over different process 
corners 
 
Figure 2.12 INL temperature errors of 4 MOS temperature sensor (Circuit A) over different 
process corners in the temperature range of [60˚C, 90˚C] 
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At TT, the maximum output variation with 20mV supply voltage variation is 1.23mV. 
This level of supply variation would cause an additional and much larger temperature error of 
1.16°C if VDD varies with time. This is due primarily to the limited output impedance of the 
MOS transistor. 
2.4 Measurement Results 
The 5 MOS temperature sensor (Circuit B) was fabricated in an ONC 0.18µm 
process.  The devices sizes were as given in Table 2.1 of the simulation results section using 
the layout shown in Figure 2.7.   
20 chips were tested in a Fluke 7103 Calibration Micro-Bath.  Fluorinart FC-40, a 
non-conductive inert Electronic Liquid manufactured by 3M was used as the liquid in the 
micro-bath.  The resistivity of the inert electronic liquid is very large, 4.0 x1015 ohm·cm.  
This inert liquid is widely used by the semiconductor industry for thermal testing of 
integrated circuits and should not damage the circuits. Figure 2.13 shows the measurement 
setup and instruments. Figure 2.13 (a) shows the Fluke 7103 Calibration Micro-Bath. Figure 
2.13 (b) is the photograph of the test chip in a carrier that was inserted in the Micro-Bath. In 
this picture, the black block-shaped structure is  a 28pin zero insertion force socket and the 
red lines show the wires position. Figure 2.13 (c) shows an Isotech F200 thermometer with a 
platinum probe, which was used to monitor the temperature.  
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(a)                                                (b) 
 
(c) 
Figure 2.13 Testing setup and instruments 
The time it takes the micro-bath to stabilize after a step change of 20oC in 
temperature to within 0.1oC of the final stabilized value is approximately 30 minutes.  
Measurements were made at 7 temperatures, -20◦C, 0◦C, 20◦C, 40◦C, 60◦C, 80◦C and 100◦C by 
taking the first measurement at the lowest temperature and then increasing the temperature in 
20oC increments. To assure that the micro-bath has stabilized after making temperature 
changes, at each of the measurement temperatures the chips are soaked in electronic liquid 
for two hours. After the two-hour soak, 200 measurements of the V3 output of the 
temperature sensor were made in succession at 1 second intervals and these outputs were 
averaged to obtain the recorded output at a measurement temperature. Temperature as 
measured with an Isotech T100-250-18 platinum resistance thermometer is used as a 
temperature reference. Readout of the platinum probes was done with an Isotech F200 
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Precision Thermometer.  The probe of the temperature reference thermometer was placed on 
the surface of the chip under test (CUT).  By placing the thermometer in very close proximity 
to the CUT, the effects of a small temperature gradient in the electronic liquid can be 
minimized and the temperature of the reference thermometer will be very close to the real 
chip temperature.  
In Figure 2.14, the measured output voltages of 20 chips versus temperature are 
shown.  From these plots, it can be seen that the overall linearity of all 20 chips is quite good.  
The slope of the temperature characteristics defines the sensitivity of the temperature sensor.  
It can also be observed that the measured slope of the 20 temperature sensors is about the 
same.  The slope, as define by the total change in voltage from -20 oC to 100 oC, varies 
between -1.12mV/oC and -1.07mV/oC with an average slope of -1.09mV/oC.  There is 
considerable variation in the level of the output voltage from one sensor to another.  For 
example, the output voltage varies between 0.467V and 0.464V for the 20 test circuits at 100 
oC.   If uncorrected, with a sensitivity of -1.09mV/oC, this voltage variation would contribute 
to a ± 2.7 oC temperature error with some of the temperature sensors.  Errors in the output 
due to changes in slope and due to the shift in the output characteristics can be reduced by 
calibration.  If a single-point temperature calibration is used, the effects of the shift at the 
calibration temperature can be eliminated.  And if calibration at two temperatures is used, 
errors due to both the shift and the slope variations can be eliminated.  From a practical 
viewpoint, single-point temperature calibrations are commonly used in industry and the cost 
associated with a single-point calibration at the standard test temperature of an integrated 
circuit is minimal.  Two-point temperature calibrations complicate the standard test flow of 
many integrated circuits and can add considerable cost to the test. 
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Figure 2.14 Output voltage of Circuit B in temperature domain 
The offsets of the outputs for all 20 samples were calibrated at 40 ºC. After the one-
point offset calibration, the voltage outputs shown in Figure 2.15(a) are obtained. Assuming a 
nominal sensitivity of -1.09V /ºC, the output voltages deviations in Figure 2.15(a) from a 
straight line of slope -1.09mV /ºC can be expressed as temperature errors.  With this one-
point calibration, the temperature errors shown in Figure 2.15(b) are obtained.  The 
temperature error over the temperature range of [-20 ºC, 100 ºC] is within 5 ºC with a one-
point calibration at 40ºC.   
  
(a)                                            (b) 
Figure 2.15 Output voltage and temperature error of Circuit B in temperature domain after 
one point calibration 
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From this data, it can be observed that the effects of slope variation from one sensor 
to another on the accuracy of the temperature sensor are small and that the temperature errors 
are dominated by a systematic nonlinearity in the transfer characteristics of the temperature 
sensor. This systematic nonlinearity will be termed a curvature error.  The curvature error is a 
major contributor to the output inaccuracy after the one-point temperature calibration.  
A metric is useful for mathematically characterizing the systematic nonlinearity.  One 
of the more commonly used metrics for characterizing the systematic nonlinearity is the 
Integral Nonlinearity (INL).  In this work, the INL will be defined relative to an end-point fit 
line.  The INL error at any temperature is defined to be the difference between the actual 
output and the end-point fit line.  By normalizing the difference by the sensitivity of the 
temperate sensor, the INL can be expressed in units of temperature, oC.  The nonlinearity 
temperature errors of the temperature sensor are plotted in Figure 2.16. It can be seen that 
within the interval [-20 ºC, 100 ºC] the maximum nonlinearity temperature error is about 4ºC. 
From Figure 2.16 it can be observed that the INL temperature errors of all 20 samples are 
quite similar.  
 
Figure 2.16 Measured temperature nonlinearity error without curvature calibration 
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Curvature calibration can be used to improve the accuracy of the temperature sensor.  
Curvature calibration is used to improve the accuracy of many of the temperature sensors 
reported in the literature.  A second-order polynomial fitting is used to get average curvature. 
One of the most common methods used to implement curvature compensation is with 
batch calibration.  Batch calibration involves measuring the curvature for a small number of 
test circuits and using this information to correct all circuits in a population.  The population 
may be all circuits on a wafer, all circuits in a wafer lot, or all circuits fabricated in a process 
for an extended period of time. The size of the population that can be used with a set of batch 
data depends on how closely the curvature of the population correlates with the curvature of 
the batch.  Measuring the curvature in the batch will require measuring the output of the 
temperature sensors in the batch at two or more temperatures.  Slope can also be measured in 
the batch and corrected in the population as well.  If both slope and curvature are calibrated 
in the population with batch data, this is termed batch slope/curvature calibration.    
 In order to improve the accuracy of the temperature sensors, batch slope/curvature 
calibration has been applied to all 20 test circuits. Batch/slope calibration was implemented 
after the one-point calibration at 40ºC.    Since the total number of test circuits available in 
this work is small, the batch will be comprised of all 20 test circuits.  The INL performances 
of the 20 temperature sensors after batch slope/curvature calibration are shown in Figure 
2.17.  The accuracy has been improved to ±1 ºC from about -.3ºC to +5 ºC shown in Figure 
2.17.  This accuracy is good enough for most wide-range on-chip temperature sensor sensing 
applications. 
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Figure 2.17 INL temperature error of Circuit B in temperature domain batch slope/curvature 
calibration 
Although the measured performance of this temperature sensor after batch 
slope/curvature calibration is very good, there is nothing in the physics of the devices that 
suggests abrupt changes in the transfer characteristics should occur as is shown for most of 
the 20 devices in the sample population.  A significant portion of the residual errors shown in 
Figure 2.17 are likely due to noise or errors in the measurement process.  Since the output at 
each temperature was obtained from averaging measurements of 200 samples after a 2-hour 
soak, the effects of noise should be small.  It is conjectured that a significant portion of the 
residual measurement errors shown in Figure 2.17 are attributable to limitations in the test 
environment itself.  
The power management block on many integrated circuits requires accurate 
measurement of die temperature over a much narrower temperature range. Older power 
management applications involved measurement of temperature at a single point on the die 
with the implicit assumption being made that this single-point temperature measurement was 
a good indicator of the die temperature.  Because of the highly nonlinear relationship 
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between reliability (circuit failure rates) and temperature, and because large thermal gradients 
are common a large die, more recent power management applications depend upon 
measuring the temperature at several or even many sites on a wafer so that the peak 
temperature at any point on the wafer can be kept below a critical value. In power 
management applications, temperature accuracy is critical over a very narrow temperature 
range.  At lower temperatures, the reliability is so high that temperature measurement errors 
do not practically affect reliability.  And at higher temperatures, the reliability is so low that 
temperature measurement errors are of little concern as well.  But over a narrow temperature 
range, the accuracy of the temperature sensor is important. For power management 
applications, the required accurate operating range of the temperature sensor is often 40oC or 
less. 
The measured outputs for the 20 temperature sensors for power management 
applications over the narrow temperature range of [60 ºC, 100ºC] are shown in Figure 2.18 In 
these measurement results, measurements were made only at three temperatures, 60oC, 80oC, 
and 100oC.  The points have simply been connected in the plot of Figure 2.18 though there 
are no measurements taken internal to either the 60oC-80oC interval or the 80oC-100oC 
interval. Over this much smaller interval, the variation in the slope from one sensor to 
another is small with an average sensitivity, defined by taking the difference between the 
output at 60oC and 100oC and dividing by the temperature difference of 40oC, of -
1.09mV/oC.  This is in close agreement with the simulation results shown in Figure 2.13 
which predicted a nominal sensitivity of -1.10mV/oC. Without calibration, however, the level 
shift at 80oC of 7mV from the sensor with the largest output to the sensor with the smallest 
output would represent a temperature error of about 4.7oC.  
 49 
 
 
Figure 2.18 Output voltage of Circuit B in the short temperature range 
 The INL temperature errors of these 20 chips were also evaluated and the results are 
shown in Figure 2.19. Since there is only a single measurement temperature between the two 
end points, the INL is simply the difference between the output at 80oC and the value on a fit 
line between the two end points.  The maximum INL errors for the 20 chips are about 0.52 
ºC.  
The INL errors can be reduced with batch curvature calibration.  After batch 
curvature calibration, the maximum INL temperature error is reduced to ±0.22 ºC as shown 
in Figure 2.20. 
 
Figure 2.19 INL temperature error of Circuit B in the short temperature range 
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Figure 2.20 INL temperature error after curvature calibration 
The output temperature errors after one point temperature calibration are shown in 
Figure 2.21. The temperature errors are within 0.75ºC over temperature range of [60˚C, 
90˚C].  As discussed earlier in this chapter, temperature accuracy of ±1.4oC will provide an 
accuracy of ±10% in the MTF so the accuracy of this temperature sensor with batch slope 
calibration can meet the accuracy needed for power management applications.    
 
Figure 2.21  Temperature errors of Circuit B in the short temperature range after one point 
calibration 
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2.5 Design in another Process 
Circuit B has also been designed and fabricated in a TSMC 1P6M 0.18um CMOS 
process. Device dimensions for this design are shown in Table 2.3.  Simulation results for the 
output voltage V3 with a supply voltage of VDD=1.8V are shown in Figure 2.22 over the 
temperature range from 60◦C to 90◦C and over the four process corners, typically described 
as FS, SF, FF and SS. This temperature sensor has a nominal sensitivity of -0.98mV/◦C and is 
quite linear over all process corners.  
Table 2.3 Device dimensions of Circuit B design in TSMC0.18 um process  
M1 M2 M3 M4 M5 
5µm/0.4µm  0.3µm/0.6µm 4.5µm/0.9µm 4.5µm/0.9µm 7µm/0.4µm 
 
 
Figure 2.22 Simulation results of V3 in temperature domain over all the corners 
Due to the process variations, the voltage level changes but the offset temperature 
error can be corrected with a single-point calibration. This will be discussed along with the 
measurement results later in this section.  Due to supply variation, the output voltage level 
will also shift and it will introduce temperature errors.  In this design, at TT, the output 
conductances of the transistors, and correspondingly the λ values were obtained.  They are 
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given in Table 2.4.  Using these λ values, analytical results from equation (2-23) predict a 
change in V3 with a ±1% change of VDD of 0.54mV.  With the temperature sensitivity of -
0.98mV/◦C, this corresponds to a temperature error of ±0.55 ◦C.  Simulation results show that 
the temperature error due to supply variation is less than ±0.4 ◦C if VDD is changed by ±1%. 
This will not degrade the temperature sensor performance too much provided the supply 
variation is small.  If larger supply voltage variations must be tolerated, the supply sensitivity 
of this 5-transistor circuit will cause unacceptable temperature errors.  This structure can be 
readily modified by cascoding.  The cascode structure will significantly improve the VDD 
rejection performance but at an expense of a modest reduction in supply headroom. 
Table 2.4 λ values of Circuit B in TSMC 0.18µm process 
λ1 λ2 λ3 λ4 λ5 
0.1 0.18 0.07 0.07 0.12 
       
The proposed temperature sensor is actually comprised of six transistors including the 
start-up circuit shown in Figure 2.6.  The size of the start-up transistor MS used in this design 
was W/L=4.5µm/0.9µm. . The total area of the sensor, exclusive of bonding pads, is only 360 
µm2 (15µm×24µm). A die photograph of the temperature sensor is shown in Figure 2.23. 
Nine temperature sensor chips from two fabrication lots were tested at 60◦C, 70◦C, 80◦C and 
90◦C with one an hour soak at each temperature. After the one hour soak, a series of 
measurements of the output voltage V3 were made using HP 34401 digit multi-meter.  The 
test chips were emerged in and a Fluke 7103 micro-bath using the same dielectric liquid and 
measurement setup discussed in the previous section.  The series of measurements were 
comprised of 200 measurements made at 1 second intervals.  The output voltage at each 
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temperature was obtained by averaging about 200 measurements.  Temperature in the micro-
bath was measured using the Isotech T100-250-18 Platinum Resistance Reference 
Thermometers and the Isotech F200 Precision Thermometer.  The reference resistors have a 
specified maximum error of 0.03◦C and the F200 Thermometer has an an accuracy of 
±0.01oC.    
 
Figure 2.23 Die photo of proposed temperature sensor 
Figure 2.24 shows the measured output voltages from the 9 sensors.  For each sensor, 
the four measurement voltages are connected straight line segments. The solid lines and 
dashed lines represent chips from different fabrication runs and reflect a shift in the nominal 
threshold voltage between the two runs.  The nominal slope obtained by averaging the end-
point slope for the 9 samples is -1.238mV/oC and varies from a low of -1.248mV/oC to a high 
of -1.230mV/oC.  This compares favorably to the simulated slope of -0.98mV/oC.  The slope 
variation within a single fabrication lot and the slope variation from the one lot to the other 
lot is quite small.  But there is considerable variation in the level of the output voltage both 
within an individual lot and from lot to lot.  A single-point calibration can be used to 
24µm
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dramatically reduce the large error that would be caused by this process-dependent level shift 
without calibration.  
 
Figure 2.24 Measurement results of V3 in temperature domain 
The outputs of all nine chips were calibrated at 80◦C using a simple level shift 
operation and the results after voltage shift are shown in Figure 2.25. Although it is difficult 
to see from the plot of the data shown in Figure 2.25, the dominated error after the one-point 
calibration is nonlinearity in the transfer characteristics.   
 
Figure 2.25 Measurement results of Vo3 after one point calibration 
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The temperature error from the fit line is a measure of the temperature error of this 
sensor and is shown in Figure 2.26. It can be observed the temperature error is within the 
range between -0.2◦C to 0.6◦C for the nine temperature sensors in the sample. The larger 
errors at T=60oC than at T=90oC are due to slope variations within the samples.  
 
Figure 2.26 Temperature error of V3 after one point calibration 
A batch slope/curvature error correction was also implemented.  In this case, the 
average curvature from all 9 chips from the two process runs was calculated. In this case, the 
average curvature from all 9 chips from the two process runs was calculated and the 
correction described in equation (2-27) was used for batch curvature correction.   
6 2 42.60 10 8.49 10 0.5281averageTE T T
− −
= − × − × +
                   (2-27) 
 The residual errors are shown in Figure 2.27 where solid lines refer to devices from 
one process run and dashed lines refer to devices from the other process run. Compared with 
one point calibration, the accuracy is improved from [-0.2◦C, 0.6◦C] to [-0.1◦C, 0.1◦C]. From 
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Figure 2.27 it also can be observed that there is some difference between the curvatures of 
the two process runs.   
 
Figure 2.27 Temperature error of V3 after batch slope/curvature (from both processes) 
calibration 
If batch calibration for slope and curvature were based upon a single process run 
rather than by merging sampled data from two process runs, some additional improvements 
in accuracy can be expected.  Batch slope and curvature calibration was implemented by 
defining two batches.  One batch was comprised of the sample circuits from the first process 
run and the second batch was comprised of the sample circuits from the second process run.  
Batch slope and curvature calibration was used to improve the performance of the 
temperature sensors by calibrating each sensor with batch data corresponding to the process 
run of the sensor itself.   Individual batch slope and curvature calibration results are shown in 
Figure 2.28.  The accuracy is improved to ±0.05◦C with bath slope/curvature calibration 
where bath curvature and slope calibration parameters are based on separate processes. It is, 
however, premature to predict the accuracy achievable with this batch slope/curvature 
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correction since the number of samples in each process run is small and since we have 
samples from only two process runs. 
 
Figure 2.28 Temperature error of V3 after batch slope/curvature (from separated process) 
calibration 
Although this temperature sensor was designed specifically for operation over the 
narrow temperature range required for power/thermal management, it does perform 
reasonably well over a much larger temperature range.  The performance of this temperature 
sensor over a 120◦C range will now be, well beyond what is needed for power/thermal 
management, discussed.  Figure 2.29 shows the simulated temperature nonlinearity over this 
wider temperature range at TT and over four process corners using the BSIM3 device models 
provided by the foundry. Simulation results suggest the INL temperature error is bounded 
within ±0.25◦C over 4 process corners throughout the temperature range of [-20◦C, 100◦C].  
Although not apparent from the simulation data in Figure 2.29, simulation results show 
considerable variation (shift) in the output at the process corners but this shift is not of 
concern since its effects can be removed with a single-point offset calibration.   
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Figure 2.29 Simulation results of INL temperature error of V3 within [-20˚C, 100˚C] 
Measured results of nonlinearity using an end-point fit-line for a single device are 
shown in Figure 2.30.  The nonlinear error is about ±2.5◦C over this range.  This is typical of 
what was measured for other test devices.  These results suggest that the temperature sensor 
still performs quite well over a much larger temperature range though the linearity is not 
nearly as good as the simulations of Figure 2.29 predict. The major reason for the 
discrepancy between the measured and simulated results is the lack of a second-order term in 
the temperature dependence of the threshold voltage in the vendor-provided BSIM models. 
 
Figure 2.30 Measurement results of INL temperature error of V3 
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A figure of merit that incorporates power, area, and linearity and temperature range is 
useful to assess the relative performance of different structures.  In this chapter, a figure of 
merit (FOM) denoted as F1 that is useful for comparing  temperature sensor used for power 
management is defined in equation (2-28).  
2 2
1
1 1TR TRF
INL P AN INL P AN
   
= =    × ×   
                                        (2-28) 
In equation (2-28), TR is the temperature range, and INL is the nonlinearity error 
where two-point calibration at the end points of the operating range is used.  The   INL error 
in a typical temperature transducer is dominantly second-order. The ratio INL/TR2 can be 
used to compare the linearity of two temperature transducers that are designed to operate over 
different temperature ranges.  P is the average power dissipation. AN is defined as the ratio of 
the circuit area to the square of the minimum feature size.  It can be used to compare area 
issues in processes with different minimum feature sizes. The units of F1, are ˚C/µW.  
Additional discussions about a figure of merit will be included in Chapter 3.  
A comparison of this design with other selected results is shown in Table 2.5.   From 
this comparison, it can be observed this work has much smaller area and lower power 
consumption while achieving comparable performance.  From Table 2.5, it can be seen the 
figure of merit of this work is much larger than that in the comparison with a figure of merit 
that is almost 5×107 times larger than that reported by Shors of Intel which can be viewed as 
the state of the art in this area and about a factor of 350 larger than that reported by Sasaki.   
This comparison suggests the proposed approach can be more practical for on-chip 
temperature sensing to support power/thermal management applications. 
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Table 2.5 Comparison with other works 
Source Process Power (µW) 
Area 
(µm2) 
Error 
(˚C) T Range 
FOM 
(˚C/µW) 
Shor, International Solid-
State Circuits Conference 
(ISSCC)2012 
32nm 3780 10800 ±1.5 [40◦C,80◦C] 2.6e-8 
Sasaki, IEEE Transactions 
on Semiconductor 
Manufacturing, 
2008 
90nm 25 460 1  [50◦C,125◦C] 4.0e-3 
This Work  
ONC  
0.18µm 
(20 Chips) 
1.026 
1% duty cycle 328.6 ±0.25 [60
◦C,100◦C] 6.3e-1 
TSMC 
0.18µm 
(9 Chips) 
0.92 
1% duty cycle 360 ±0.06 [60
◦C,90◦C] 1.4 
 
2.6 Noise Analysis of VT-Based Temperature Sensor   
 “Noise is the random process”, [11]. This statement implies that the value of a noise 
voltage or a noise current cannot be predicted at any point in time. The question of how to 
analyze or measure the noise in a circuit naturally arises.  It can be done by using noise 
information gathered over a long time interval to create a statistical model of the noise.  The 
average noise power is predictable. For example, if V(t) is a periodic noise voltage source of 
period T, the average noise power delivered by V(t) to a resistive load of value RL is  
2
2
21 ( )T
Tav
L
V tP dt
T R
+
−
= ∫                                                        (2-29) 
If V(t) is not periodic, then the measurement must be taken in a long time and the 
average power is  
 
2
2
21 ( )lim
T
Tav T
L
x tP dt
T R
+
−→∞
= ∫                                        (2-30) 
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The quantity Sav is the average squared voltage and is given by the expression 
2
2
21lim ( )
T
Tav T
S x t dt
T
+
−→∞
= ∫                                                (2-31) 
Noise Voltage 
Source
V(t)
RL
 
Figure 2.31 Noise voltage source model 
The unit of Sav is V2.  The root mean square (RMS) noise voltage equals the square 
root of Sav. Note that SAV is defined for any time-domain voltage waveform with no reference 
to any resistor.  It is often referred to as the “power” in the signal and is equal to the power 
that would be dissipated if the voltage were impressed across an ideal noiseless 1 ohm 
resistor.  Correspondingly, an RMS current with no reference to any resistor can also be 
defined.  If Sav is known, then it’s easy to calculate the noise power that would be delivered if 
it were impressed across an actual resistor of value RL which is Sav/RL. 
The time-derivative of a random noise signal is also random and invariably the slope 
varies over a large range.  This implies that the time-domain noise signal is comprised of 
components of different frequencies.  To characterize noise in the frequency domain, the 
power spectral density (PSD) is used.  A rigorous definition of the PSD appears in many 
textbooks and will not be repeated here.  Conceptually, the PSD is the limit of the Fourier 
transform of the truncated time-domain noise waveform x(t).  The PSD of x(t) is denoted as 
the function Sx(f).  Alternate terminology for the PSD of x(t) is the “spectrum” of the signal 
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x(t).   It is often stated that at any frequency f, Sx(f) is the average squared voltage of x(t) in a 
one hertz frequency bandwidth around f and this statement provides a good intuitive 
understanding of the PSD.   The units of Sx(f) are V2/Hz. Sx(f) is an even function and has a 
two-sided spectrum. For convenience, the negative frequency spectrum can be folded around 
the line f=0 to the positive frequency axis to create a single sided noise spectrum.  
Throughout the remainder of this chapter, it will be assumed that this folding has been 
implemented and that the PSD is defined only for positive frequencies.  
It is well known and reported in many textbooks (e.g. [12])  that if a signal x(t) with 
spectrum Sx(f) serves the input to a linear-time invariant system with transfer function H(f) , 
then the spectrum of the output signal y(t), denoted as SY(f), is given by the expression  
2( ) ( ) ( )Y XS f H f S f=  .                                       (2-32) 
 
If H(f) is a dimensionless transfer function, the units of SY(f) and SX(f) are identical.  
For example, if x(t) and y(t) are voltage signals, both SY(f) and SX(f) have units V2/Hz.  
 There are many noise sources present in an electronic circuit.  Every resistor 
and every transistor contributes device noise to the circuit.  Though electronic circuits are 
highly nonlinear, the noise signals generated by the resistors and transistors are generally 
quite small and relative to these small-valued noise sources, the electronic circuits are 
nominally linear and time-invariant at the nominal operating point.  For noise 
characterization, it will be assumed that the circuits considered in this chapter are linear and 
time invariant.  
If two uncorrelated noise sources, x1(t) and x2(t), in a linear and time invariant circuit 
independently deliver noise to the same output with output spectrums Sax1 and Sax2 
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respectively, then the combined effects of the these two noise sources have an output 
spectrum that can be expressed as  
1 2ax ax axS S S= +
.
                                                          (2-33) 
 
Correspondingly, if several independent noise sources denoted as x1(t), x2(t), … xk(t)     
are present in a linear time-invariant system, their combined effects will provide an output 
y(t) with a spectrum that can be expressed as  
2
1
( ) ( ) ( )
k
Y i Xi
i
S f H f S f
=
= ∑  .                                            (2-34) 
where Hi(f) is the transfer function from the ith input to the output y and where SXi(f) 
is the spectrum of the input Xi(t) for all 1 i k≤ ≤ . 
2.6.1 Transistor noise model 
In this work, the contributions of transistor thermal noise and flicker noise to the 
overall noise at the output of a circuit are considered. Thermal noise in a MOS transistor can 
be modeled as a noise current source, denoted as InT(t). It is connected with between the 
source and the drain of the transistor as shown in Figure 2.32. The one-sided noise current 
PSD, denoted as 2
nTI
 
, is given by the equation (2-35). 
2 4
nT mI kT gγ=                                                    (2-35) 
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Figure 2.32 Thermal noise current model of MOSFET 
The flicker noise, often termed 1/f noise, is modeled as a voltage source VnF(t), which 
is in series with transistor gate node. The flicker noise voltage PSD, denoted as 2
nFV  , is given 
by the expression (2-36), where K is a process dependent constant with unit V2/Hz. In this 
work, KN is used for NMOS and KP is used for PMOS. 
2 1
nF
ox
KV
WLC f= ⋅                                                          (2-36) 
 
Figure 2.33 Flicker noise voltage model of MOSFET 
There is some disagreement in the device noise community about the functional form 
of the flicker noise in a MOSFET and there are even two different noise models available in 
the BSIM3v3 and the BSIM4 transistor models.  In this work, it will be assumed that flicker 
noise spectral density is characterized by (2-37).   
  The 1/f noise can alternatively be characterized by a noise current source connected 
between drain and source.  The PSD of this noise current source, denotes as 2
nFI  , is obtained 
by multiplying the noise voltage square density at the transistor gate by gm2. 
VnF(t)
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2 21
nF m
ox
KI g
WLC f= ⋅ ⋅                                                (2-37) 
 
Equation (2-37) appears to be different than either of the 1/f noise models used in the 
BSIM transistor models but is actually a special case of one of the flicker noise models 
available in the BSIM3v3 and the BSIM4 transistor model, the model that is termed the 
SPICE2 flicker noise model.  The SPICE2 flicker noise model [9] is given by the expression 
 
2
2
1F
F
A
DS
nF F E
ox eff
II K
C L f= ⋅
               (2-38)
 
where IDS is the drain-source current, KF, AF and EF are model parameters, and where Leff is 
the effective length.  If it is assumed that the length and effective length are the same and 
designated as L, the drain-source current is the quiescent drain current, ID, and that the 
MOSFET can be modeled with the standard square-law model, it follows that  
  2m D OX
Wg I C
L
µ=
                                          (2-39)
 
Substituting gm from (2-39) into (2-37), we obtain 
 [ ]2 2 21 1 12 2N N DnF m D OX OX N
ox ox OX
K K IWI g I C C K
WLC f WLC f L C L fµ µ= ⋅ ⋅ = ⋅ = ⋅
         (2-40) 
Comparing (2-40) and the SPICE2 model of (2-38), it can be observed that (2-40) is a 
special case of (2-38) if EF=1, AF=1, and the parameter KN is defined as 
 
2
F
N
OX
KK
Cµ
=
                    (2-41)
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2.6.2 MOS transistor noise corner 
The frequency where the PSD of the thermal noise current equals the PSD of the 
flicker noise current of a transistor is called the noise corner frequency and is denoted by the 
parameter fc.  Thus, fc satisfies (2-42).  The sequence of basic manipulations in (2-43) 
provides a closed-form expression for fc, where VEB defined as the difference between the 
quiescent voltage between the gate and source, VGSQ, and the threshold voltage; VEB=VGSQ-
VT.   
 
214 Nm m
ox c
KkT g g
WLC fγ = ⋅ ⋅                                                 (2-42) 
2
4
4 4
N
c m
ox
N N n
n ox EB EB
ox
Kf g
kT WLC
K KWC V V
kT WLC L kT L
γ
µµ
γ γ
= ⋅
= =
              (2-43) 
 
Since the thermal noise current source and the flicker noise current source both 
appear between the same nodes, the combined effects can be represented by a single noise 
current source whose value is the sum of the two individual noise currents.  And since the 
thermal noise current and the flicker noise current are uncorrelated, the PSD of the combined 
effects, 2
n
I , can be expressed as 
2 2 2
n nF nTI I I= +
                                           
(2-44) 
The PSD of the combined effects of the thermal noise current and the thermal flicker 
noise is shown in Figure 2.36.   The fc for a NMOS transistor with gate length below 1µm is 
the excess bias voltage, typically in the 500 kHz to 1MHz range [11]. 
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Figure 2.34 PSD of combined flicker and thermal noise of a MOSFET 
2.6.3 Temperature sensor noise performance  
The thermal and flicker noise sources for the five-transistor temperature sensor 
including noise sources is shown in Figure 2.35. Ini(t) is the current noise source in time 
domain for the ith transistor and is given by 
Ini(t)= InFi(t)+ InTi(t)                (2-45) 
If a small-signal model is used to model the transistors in the circuit, the PSD of any 
output can be calculated using (2-34).  The small signal model of this circuit is shown in 
Figure 2.36. At each of the three non-ground nodes, it follows from Kirchoff’s Current Law 
(KCL) that the sum of currents is zero.  These three equations are shown in the equation 
group (2-46). 
( )
( )
4 2 4 2 2 1 2
3 2 3 1 1 1 1 3 1
5 3 5 3 1 1 3 1
( ) 0
0
( ) 0
n m n m
n m n m
n m n m
I V g C s I V g
I V g V C s I V V g
I V g C s I V V g
 + + + + =

+ + + + − =

− − + + + − =
                            (2-46) 
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Figure 2.35 Noise model of 5MOS temperature sensor (Circuit B) 
 
Figure 2.36 Small signal model including noise sources of 5MOS temperature sensor (Circuit 
B) 
Solving this set of linear equations by eliminating V1 and V2, a closed form 
expression for V3 is obtained.  
( )
2
3 1 2 1 4 2 3 1 1 3 2 2 1 1 4 3 1 3 4
2
1 2 1 4 2 1 1 4 2 3 5
3 2
1 2 3 1 2 1 1 2 5 1 3 4 2 3 1
1 1 4 1 4 5 2 1 5 3 1 4 3
( ) ( ) )
( ( ))
m m m n m m n m m m n m m n
m m m m m m n
m m m m
m m m m m m m m
V C C s C g s g g I g g I C g s g g I g g I
C C s C g s C g s g g g g I
C C C s C C g C C g C C g C C g s
C g g C g g C g g C g g C
= − − + − + + −
+ + + + − ÷
− − + + +
− + + + −( )2 3 1 2 3 1 4 5 2 3 5m m m m m m m m m m mg g s g g g g g g g g g+ − + 
  (2-47)                         
From (2-47), the transfer functions from different noise current sources to the V3 are 
obtained and shown in equations from (2-48) to (2-52). 
M 3
V 1
V 3
V ss
M 1
M 5
M 4
M 2
V 2
I n 4( t )
V D D
I n 3 ( t )
I n 1( t )I n 2( t )
I n 5( t )
In4(t) gm4Vgs4 gm3Vgs3
gm1Vgs1
gm5Vgs5
gm2Vgs2
Vgs4 Vgs3
Vgs2 Vgs1
Vgs5
V1
C1
V3
C3
V2
C2
In3(t)
In2(t) In1(t)
In5(t)
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m m m
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m m m m m m m m m m m m m
m m m m m m m m m m
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32 1 3
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1 2 3 1 4 5 2 3 5 1 2 3 1 2 1 1 2 5 1 3 4 2 3 1
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C g g C g g C g g C g g C g g s
= = − + + + ÷
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             (2-52)           
It follows from (2-34) that the voltage spectral density at the output is given by 
(2-53). 
5
22 2
3 3
1
n i ni
i
V H I
=
= ∑                                                               (2-53)                                                                   
As mentioned previously, each noise current source includes both thermal noise and 
1/f noise.  The PSD of the five noise current sources can be expressed by equations (2-54) to 
(2-58), where the subscripts N and P on the noise parameter KN have been added to 
distinguish this parameter between the n-channel and p-channel transistors 
 70 
 
                                             
2 2
1 1 1
1 1
14 Nn m m
ox
KI kT g g
W L C fγ= + ⋅ ⋅                                          (2-54)                                                    
2 2
2 2 2
2 2
14 Nn m m
ox
KI kT g g
W L C fγ= + ⋅ ⋅
                                       
 (2-55)                                                                        
2 2
3 3 3
3 3
14 Pn m m
ox
KI kT g g
W L C fγ= + ⋅ ⋅                                            (2-56)                                                              
2 2
4 4 4
4 4
14 Pn m m
ox
KI kT g g
W L C fγ= + ⋅ ⋅                                            (2-57)                                                   
2 2
5 5 5
5 5
14 Nn m m
ox
KI kT g g
W L C fγ= + ⋅ ⋅                                           (2-58)    
The author was unable to obtain the flicker noise model parameters directly in the 
device models that were included in the Process Delivery Kit (PDK) for the TSMC 0.18µm 
process that was used in the design of this temperature sensor.  For the purpose of 
comparison with analytical results, the parameters KN and KN have been approximated from 
noise simulation results of an individual transistor. Figure 2.37 shows the noise simulation 
result of a single NMOS transistor at T=300K using the device sizes W=1µm and L=0.18 
µm. This single NMOS transistor is biased using ideal voltage sources with VEB=80mV and 
VDS=100mV. The noise corner read from this figure is about 10MHz. Substituting 10MHz 
for the noise corner into (2-43), equation (2-59) is obtained.  With T=300, γ=0.126, 
gm=132µ, it follows from (2-59) that KN is about 2.49×10-25. Similarly, a single PMOS 
transistor with size W=0.5µm and L=0.18µm is also biased using ideal voltage source 
VEB=80mV and VDS=100mV, with T=300, γ=0.231, gm=38µ. The noise corner of this single 
PMOS transistor is about 250 KHz, which is shown in Figure 2.38. KP can also be 
 71 
 
approximated from the equation (2-60).  Solving the equation (2-60), it can be gotten that KP 
is about 1.98e×10-26.   
,
10
4
N
c N m
ox
Kf g MHz
kT WLCγ
= ⋅ =
                                    
(2-59)       
5
,
2.5 10
4
P
c P m
ox
Kf g Hz
kT WLCγ
= ⋅ = ×
                                
 (2-60)                                          
 
Figure 2.37 NMOS transistor noise simulation result 
 
 
Figure 2.38 PMOS transistor noise simulation result 
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With this method, the noise performance of the 5MOS temperature sensor (Circuit B) 
can be approximated using the analytical model that has been developed. The output noise 
voltage squared spectral density obtained from equation (2-53) is plotted in Figure 2.39 for 
the device dimensions given in Table 2.3. The noise corner of the output noise voltage is 
about 200 KHz and the thermal noise value is about -161dB. 
 
 
Figure 2.39  Noise performance of 5MOS temperature sensor (Circuit B) using the analytical 
model 
To verify this noise analysis, the output noise voltage of the 5MOS temperature sensor was 
also simulated in SPECTRE1 and compared with the analytical result. The simulation results 
in Figure 2.40 shows the thermal noise voltage is about -162 dB and the noise corner of the 
output noise voltage is 2MHz.  The thermal noise level from the simulation varies by 1dB 
from the value obtained in the analytical formulation and this difference is quite small. The 
difference in the noise corner between the analytical formulation and the simulation results is 
about a factor of 10. This difference is due to the following. The noise parameters used to 
                                                 
1
 "SPECTRE" is the name of a widely used circuit simulator program that evolved from work on circuit simulation at the University of 
California, Berkeley. 
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approximate the temperaure sensor output noise peformance are not given directly in 
transistor PDK model. Single transistor nosie simulation were used in this work to 
approximate them. For exmaple when KN and KP are approximated, noise corner are gotten 
from single transistor nosie simulation. The noise corner is not a signle point, so one point 
approximation will introducse approximation error in the analytical results. Hence the 
variation between the 5MOS temperature sensor noise simulation result and the analytical 
results is due to the inaccuracy of the parameters approximation. 
 
Figure 2.40 Noise performance of 5MOS temperature sensor (Circuit B) from SPECTRE 
simulation 
The RMS noise voltage in the frequency interval [f1,f2] is given by the integral of 
the spectral density which here is denoted as 23nV .  The spectral density is given in (2-53) 
and the integral can be expressed as 
2
1
2
3 3
f
n RMS n
f
V V df= ∫
                 (2-61) 
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It is often useful to separate the noise contributions of the 1/f part of the spectrum 
from those of the thermal noise part of the spectrum.   If fC is the 1/f noise corner and if 
f1 and f2 satisfy the inequality f1<fC<f2, it follows that 
 
2
1
2 2
3 3 3
C
C
f f
n RMS n n
f f
V V df V df= +∫ ∫
                          (2-62) 
In the interval [f1,fC], the dominant contributor to the noise is the flicker noise 
and in the interval [f1,f2], the dominant contributor to the noise is the thermal noise.  
Defining the flicker noise and the thermal noise by the expressions 
1
2
2
3 3
2
3 3
C
C
f
n RMS flick n
f
f
n RMS Therm n
f
V V df
V V df
−
−
=
=
∫
∫
                    (2-63)
 
 If follows from (2-62) and (2-63) that the total RMS noise in the interval [f1,f2]  
can be expressed as 
2 2
3 3 3n RMS n RMS flick n RMS ThermV V V− −= +                          (2-64) 
For the 5MOS temperature sensor with device sizes used in Table 2.3, the 
analytical model predicts a 1/f noise corner at fC=200KHz and a thermal noise 3dB 
attenuation frequency of 100MHz.  The RMS flicker noise voltage, the RMS thermal 
noise voltage, and the total RMS noise voltage in the interval from f1=3.17e-8Hz (the 
reciprocal of 1 year) to the thermal noise corner f2=100MHz can be expressed as.  
3
3
2 2
3 3 3
14.3
89.0
90.2
n RMS flick
n RMS Therm
n RMS n RMS flick n RMS Therm
V V
V V
V V V V
µ
µ
µ
−
−
− −
=
=
= + =
                   (2-65) 
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The RMS noise voltage of 90.2µV corresponds to a 0.09 ºC RMS temperature 
error.  A SPECTRE noise simulation of the same circuit predicts  
3
3
2 2
3 3 3
41.7
78.6
89.0
n RMS flick
n RMS Therm
n RMS n RMS flick n RMS Therm
V V
V V
V V V V
µ
µ
µ
−
−
− −
=
=
= + =
                        (2-66) 
This corresponds to a 0.089ºC RMS temperature error. The difference in the 
RMS temperature error predicted by the analytical model and the SPECTRE noise 
simulation is small and indicates that the analytical model is useful for predicting the 
noise performance.  
The RMS noise voltage was also measured in the lab. Noise measurements were 
made on a single chip but it is believed to be representative of the noise that would be 
measured on the other chips in the lot.  This test chip was kept at 27ºin the Fluke 7103 
micro-bath for 7 days and measurements were made every 1 second throughout the 7-
day interval. There were a total of 604800 measurements taken over this test interval. 
The measurement results are shown in Figure 2.41. The measured RMS noise voltage 
defined as 
 
604800
2
3
1
31.8
n RMS i
i
V V Vµ
=
= =∑                                  (2-67) 
and the RMS noise voltage is 31.8µV. It will only contribute 0.04ºC temperature error. 
This noise voltage gotten in the lab can only show the noise from the sampling 
frequency to 7days, and can’t catch high frequency more than sampling frequency and 
the low frequency lower than 7 days. In order to compare this measurement noise results 
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with the analytical result, the analytical noise voltage in the frequency interval 
corresponding to 7 days and the sampling period is calculated. It’s shown as  
      
1
1
2
3 27.0
Hz
n RMS i
f
V V Vµ= =∑                                      (2-68) 
It’s closed to the noise measurement results.   
In conclusion, the noise performance of 5MOS temperature sensor is analyzed 
using noise models in this chapter. And the analytical noise distribution is compared 
with SPECTRE simulation results. Both results show that the RMS noise voltage is 
within 100µV, which is corresponding to smaller than 0.1˚C temperature error.  In the 
lab, the 5MOS temperature sensor is tested for 7days at 27˚C and the sampling rate is 
1Hz, and the RMS noise voltage is 31.8µV.  This result is also compared with analytical 
noise in the same frequency interval from sampling period to 7 days. The RMS noise 
voltage in this interval is 27.0 µV and it’s closed to the measurement result. It also 
proves that the noise analysis of 5MOS temperature sensor.  
 
Figure 2.41 Noise performance of 5MOS temperature sensor (Circuit B) from measurement 
results 
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2.7 Conclusion 
This chapter introduces a type of CMOS VT based temperature sensor for on-chip 
temperature sensing. This type temperature sensor has small area, low power consumption 
and good accuracy. And these merits make it possible that hundreds of sensors are located on 
a chip and achieving on-chip temperature measurement for power management. Both 4MOS 
and 5MOS temperature sensors are described. With finite transistor output impedance, power 
supply effect and output nonlinearity are analyzed based on transistor square-law model.  
5MOS temperature sensor is designed in two processes. The two designs have similar 
performances. The design in ONC 0.18µm only consumes 102.6µW static power. Its circuit 
area is about 330 µm2. After one-point calibration, the measurement results show temperature 
error within 0.75ºC over the temperature range of [60 ºC, 100 ºC]. With curvature calibration, 
the INL temperature error of this design over the temperature range of [60 ºC, 100 ºC] is 0.25 
ºC. Another design of 5MOS temperature sensor is fabricated in TSMC 0.18µm. The power 
consumption is about 100 µW and the area is about 360 µm2. Its maximum temperature error 
after one point temperature calibration is 0.6 ºC over the temperature range of [60 ºC, 100 
ºC]. The INL temperature error after curvature calibration is 0.06 ºC over the same 
temperature range.   
Also, the noise performance of the 5MOS temperature sensor is evaluated. Analytical 
model is introduced and RMS noise voltage value predicted from it is 90.2µV. This is also 
compared with SPECTRE simulation results. The RMS noise voltage value from simulation 
results is 89.0µV. The noise performance of 5MOS temperature sensor fabricated in TSMC 
0.18µm is measured in the lab. It is tested for 7days at 27˚C and the sampling rate is 1Hz, 
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and the RMS noise voltage is 31.8µV.  It shows the RMS noise voltage will contribute 
temperature error within 0.1C˚, and won’t affect circuit performance a lot.  
From the features of the proposed CMOS VT based temperature sensor, it can claim 
that this type temperature sensor is fit for on-chip multi-position temperature measurement.  
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CHAPTER 3.  TEMPERATURE TO DIGITAL CONVERTER 
3.1 Introduction 
On-chip temperature measurement has received considerable attention in modern IC 
designs as VLSI chips have become larger and more complex. Multiple position on-chip 
temperature monitoring is now a part of power management solutions for multi-core systems 
and other large integrated circuits.  Usually the temperature sensors for power management 
applications operate in one of two ways. One is to work as a temperature trigger and the other 
is to serve as thermometer. The temperature sensors are often interfaced with digital systems 
such as microcontrollers, microprocessors, or a computer. In these applications, a digital 
representation of the temperature is required.  When the chip temperature is above the 
predetermined temperature trigger, as determined by the digital code, the power management 
system can implement action to reduce or limit the temperature.  One common approach 
involves decreasing or throttling the clock frequency to reduce or limit the temperature.   The 
operating temperature range for power management is not wide. Shor and others from Intel 
in reference [1] indicated that a 30ºC temperature sensor range is wide enough for power and 
thermal management applications.  In this work, the 30oC range from 60 ºC to 90 ºC is 
chosen as the design temperature range though similar performance is anticipated if the 30oC 
range is shifted up or down by a modest amount. 
Traditionally, temperature sensors with a digital output require four basic 
components: a Temperature Transducer, a Signal Conditioner/interface circuit, a Reference 
Generator, and an Analog to Digital converter (ADC).  The Reference Generator and the 
ADC consume a significant portion of the power. These two blocks also require a significant 
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amount of silicon area and contribute to the degradation of performance of the temperature to 
digital converter. The standard approach is depicted in Figure 3.1. In most industrial products 
and most research approaches, the reference generator is a bandgap voltage reference and 
Xsig and Xref are voltages. Significant design efforts are focused on ADC and reference 
generator accuracy. The research results presented [2] are also based on this structure and 
exhibit near state of the art linearity performance.  

OUTT
 
Figure 3.1  Traditional temperature to digital converter architecture 
Most temperature sensors use the temperature dependence of a pn junction to 
generate an electrical signal that contains temperature information and thus the pn junction is 
often a key component in the Temperature Transducer.  It is well known that if the ratio of 
the currents in two pn junctions is fixed, then the voltage difference between the two junction 
voltages is proportional to absolute temperature (PTAT).  However, an Op Amp is usually 
used to generate the voltage difference with constant-ratio currents and results in large power 
dissipation and large silicon area. This is one major undesired property of this type of 
structure that limits its practicality for multi-site on-chip temperature sensing in a large 
integrated circuit.   
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Recently, some research results have appeared with temperature transducers that 
express temperature information as a signal frequency [3]. With this approach, the “ADC” 
can be implemented with a counter with the implicit implication that the area and 
performance of the counter may be more attractive than that of a conventional ADC. This 
approach of generating a digital representation of an analog time or frequency quantity is 
sometimes referred to as a time to digital converter (TDC).  Combined with a temperature 
transducer that has a time or frequency output, a Temperature do Digital (TDC) converter is 
realized.  The concept of using a counter for an ADC to obtain a Boolean output is not new 
but in most other applications, the overall performance a system based upon the tDC 
approach has not been more attractive than what can be achieved with a conventional 
voltage-domain ADC.  Aside from the tDC used in [3] to replace the traditional ADC, 
process variations, supply sensitivity, and inherent nonlinearity in the temperature transducer 
degrade the overall accuracy of TDC.  
In this work, a new temperature to digital conversion approach is proposed. In this 
approach, the Reference Generator and the ADC in Figure 3.1 are replaced with a comparator 
and a simple logic block. Since the power dissipation and silicon area of the Reference 
Generator and the ADC often dominate the total power dissipation and silicon area following 
the conventional approach for designing a TDC, the power dissipation and silicon area are 
greatly reduced with the proposed approach.  In the implementation of the new TDC, the 
temperature sensing part of the circuit is based upon the temperature dependence of the 
threshold voltage (VT) of the MOSFET. The temperature dependence of VT has been used to 
implement temperature transducers with an analog output in the past [4] and was used in the 
temperature sensors discussed in the previous chapter of this dissertation as well.  Though the 
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specific implementation of the proposed TDC that is void of the conventional Reference 
Generator and ADC uses a threshold voltage-based temperature transducer, the concept of 
eliminating the Reference Generator and the ADC is applicable when other types of 
temperature transducers are used as well.   The proposed TDC is particularly well-suited for 
on-chip temperature measurement for power management applications where silicon area and 
power dissipation must be minimized. 
3.2 The Proposed Temperature to Digital Converter 
The proposed TDC is shown in Figure 3.2. It only contains a temperature transducer, a 
simple clocked comparator, and a simple logic block.  The n-bit digital output, DOUT, is a 
Boolean representation of the temperature T. The basic operation of the TDC will now be 
described. 
 
Figure 3.2  The proposed temperature to digital converter as a thermometer 
The temperature transducer generates two analog output voltages, V1 and V2, which 
both carry temperature information. But V1 and V2 must carry temperature information in 
different ways and this relationship must involve the geometry or architecture of the circuit 
which will be changed by the n-bit Boolean feedback signal.  This relationship can be 
expressed mathematically by the expressions 
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V f T G
V f T G
=
=
     (3-1) 
where the variable G denotes the geometric dependence.  The variable G may simply be the 
dimensions of a single transistor or the dimensions of multiple transistors or could represent a 
change in the structure of the Temperature Transducer.  The geometric quantity G is a function 
of the Boolean signal DOUT. Thus, (3-1) can be expressed as 
 
( )
( )
( )
1 1
2 2
3
,
,
OUTD
V f T G
V f T G
G f
=
=
=
                    (3-2) 
 In the example circuits introduced in this dissertation, the variable G will represent the 
effective size of a single transistor and simple switches controlled by the Boolean variables 
will be used to change the effective size of a critical transistor by switching more devices in 
series or in parallel.  Conceptually, the Logic Block will adjust the G variable (i.e. the size) to 
force V1=V2 but since n is finite, the G variable can only be adjusted in a finite number of 
discrete increments thus forcing the difference between V1 and V2 to be small.  For the 
purpose of explanation, it will initially be assumed that the resolution is infinite so that the 
circuit will establish equality of V1 and V2.  With this assumption, adding the V1=V2 condition 
to (3-2) results in a set of 4 equations in the variables {T, DOUT, V1, V2, G} 
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( )
( )
1 1
2 2
3
1 2
,
,
OUTD
V f T G
V f T G
G f
V V
= 

= 

= 

= 
                (3-3) 
Eliminating the geometric variable G, we obtain the set of three equations 
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                             (3-4) 
where f11 and f21 are the functions corresponding to f1 and f2 respectively obtained by 
eliminating the variable G. Eliminating the voltages V1 and V2 from these two equations, we 
obtain the single equation relating T and DOUT. 
 ( ) ( )11 21, , 0OUT OUTD Df T f T− =                      (3-5) 
However, since the number of bits, n, in the Logic Block is finite; the Logic Block 
does not have enough resolution to make V1 exactly equal to V2. Thus the Logic Block will 
adjust G(DOUT) to make the difference between V1 and V2 very small.  Mathematically, this 
can be expressed as 
  ( ) ( ) ( )11 21, , ,OUT OUT OUTD D Df T f T Tε− =    (3-6) 
where ( ), OUTDTε  is small and approaches 0 as n gets large.  Neglecting ( ), OUTDTε , the 
expression 
 ( ) ( )11 21, , 0OUT OUTD Df T f T−     (3-7) 
can be solved for DOUT to obtain 
 ( )OUTD h T                (3-8) 
Thus, DOUT is a function of T.   If h(T) is a monotone function over the temperature operating 
range of interest, there is a unique relationship between the Boolean output and T and DOUT is 
a Boolean representation of temperature.  If h(T) is a linear function, then the Boolean output 
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is directly proportional to temperature but this linear relationship is not necessary provided the 
functional form of h(T) is known.  
The requirement that V1 and V2 must carry the temperature information in different 
ways can now be discussed. By carrying temperature information in different ways, the 
equations V1(T, G) and V2(T, G) must meet the requirement  V1(T, G) ≠ β V2(T, G) where the 
constant β is independent of T and G.  This requirement must be maintained over process and 
supply variations. From a practical viewpoint, in this dissertation it will also be assumed that 
these equations must have a single solution over the intended temperature operating range.   
Although a rigorous mathematical formulation of the concept of two equations  that are “close 
to being dependent” will not be presented, from a practical viewpoint, the two equations  
V1(T,G) and V2(T,G)  should not be “close to being dependent”.   
The following example is useful for conveying the independence and consistency 
properties required for V1 (T, G) and V2 (T, G).   In the circuits presented in this chapter, the 
relationship between V1 and V2 with temperature is nearly linear.  Thus, consider the example 
where   V1 and V2 can be modeled as:  
1 1 10V k T V= × +                                (3-9) 
2 2 20V k T V= × +                                                 (3-10) 
where k1 and k2 are the temperature coefficients of the two voltages and V10 and V20 are their 
constants parts. In this example, it is assumed that  {k1,k2,V10,V20} are independent of 
temperature and that geometry information, G,  is embedded in one or more of the quantities 
{k1,k2,V10,V20}.  The explicitly geometric dependence on the parameters {k1,k2,V10,V20} is 
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not shown.  If it is now assumed that at any temperature T in the desired operating range, 
[T1,T2], the voltages V1 and V2 can be equated by adjusting the geometry parameter G and 
assuming that 1 2k k≠  for any G, it follows that the temperature can be expressed explicitly as 
 ( )10 20 3
2 1
V -VT= f G
k -k
=
    (3-11) 
Now consider the case where geometry information is carried only in V2 and that the 
relationship is of the form V20=f4(G)V10 and k2=f4(G)•k1 where f4(G) comprises the geometry 
information.  Mathematically equating the two voltages V1 and V2, it follows that the ratio in 
(3-A) can be expressed as 
 
( )
( )
( )( )
( )( )
4 1010 4 1010 20 10
2 1 4 1 1 14 1
1-f G VV -f G VV -V V
= =
k -k f G k -k k1-f G k
=    (3-12) 
From (3-11) and (3-12), it can be concluded that f3(G) is not dependent upon geometry 
and thus the relationship between T and G required for proper operation of the structure of 
Figure 3.2 does not exist.  The reason this special case fails to provide a relationship between 
T and G is because the two voltages V1 and V2 can not be equated throughout the temperature 
range [T1,T2]. This special case can be alternately expressed as a situation where the ratio 
V1/V2 is not dependent on T.  It can be concluded that circuits which provide two voltages, V1 
and V2 where the geometry factor G adjusts only the temperature-independent ratio V1/V2 can 
not be used to realize the TDC of Figure 3. 2.  The reason that a solution does not exist when 
the ratio is independent of temperature is because the two functions V1 and V2 are not 
independent.  From a practical point view, V1 must not be close to being a scaled version of 
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V2.  In Section 3.3 more detail about the requirements on V1 and V2, and robustness over 
process variations will be discussed. 
The concept of the operating theory of the proposed TDC of Figure 3.2 is shown 
conceptually in Figure 3.3. In this conceptual description, the geometric dependence will be 
represented by the Boolean quantity DOUT. ( )2 21 , OUTDV f T= is assumed to vary linearly with 
T and is independent of DOUT as shown in part (a) of the figure.  It can be expressed 
mathematically as ( )2 21 20 2, OUTDV f T V Tγ= = − . In this conceptual description, 
( )1 11 , OUTDV f T= varies linearly in both T and DOUT but with a different temperature slope 
than that of V1.  This can be expressed as ( )1 11 10 1 1, OUT OUT2D DV f T V Tγ α= = − + where OUT2D
denotes the decimal equivalent of the binary number OUTD . Equating V1 and V2 in this 
conceptual example, it follows that OUT2D  is given by the expression 
 
( )20 10 1 2
1
OUT2D
V V Tγ γ
α
− + −
=
                                  (3-13) 
This solution is depicted in part (b) of the figure.  The linear relationship between the Boolean 
output and temperature is apparent from this figure. 
 
Figure 3.3  Conceptual operation of temperature to digital converter 
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The dynamic operation of this conceptual TDC will now be described. A binary search 
algorithm will be implemented in the Logic Block.  It will be assumed that initially the digital 
code is set to 1111 and the operating chip temperature, denoted as TCHIP in the figure, is within 
the operating temperature range [Tmin, Tmax].  The time the circuit takes for the digital 
output to converge to the correct value, termed the operating period, is denoted as tp.  For an 
n-bit conversion, a clock of period tp/n will be generated. The voltage ∆V, which serves as the 
input to the comparator, denotes the instantaneous difference between V1 and V2, i.e. ∆V=V1-
V2. When ∆V<0 at a clock transition, the comparator output will be low and when ∆V>0 at a 
clock transition, the comparator output will be high. 
Assume that the proposed TDC is at Tmax and biased with a digital code 1111 driving 
the temperature transducer. When temperature drops, ∆V at the comparator input become 
negative at the start of the first clock period, as shown in Figure 3.4(a).  Thus the output of the 
comparator, when the first clock transition occurs, will be low. So the output of comparator 
Bout is negative and will inform the logic block to decrease V1 by decreasing the digital code 
by half of the adjustable range. In this example, the digital code range from 1110 to 0000 is 
the adjustable range . 0111 is the middle point of this range. So 0111 will be set for the next 
clock period. When the system meets the next clock pulse as shown in (b), the voltage 
difference ∆V is larger than zero. Hence the comparator output Bout is positive, thus forcing 
the logic block to increase V1 by increasing the digital code to 1011. 1011 is also the middle 
point of the adjustable range from 0111 to 1110.  Following these rules, V1 and V2 will 
intersect at temperature TCHIP. Furthermore, the digital code at the final clock pulse of each 
operating period (c) reflects the corresponding temperature and will be recorded. As a result, 
with this approach each digital code works with a chip temperature as shown in Figure 3.3 (a). 
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And the map of the digital code versus temperature in Figure 3.3 (b) can be used for 
temperature reading or triggering chip temperature. 
 
Figure 3.4 Conceptual convergence process of TDC using binary search algorithm 
The structure in Figure 3.2 provides a digital output code Dout that is a Boolean 
representation of temperature.  When operated this way, the TDC serves as a digital 
thermometer.  In many power/thermal management applications, the temperature sensor is 
used as a temperature trigger.  A temperature trigger provides a 1-bit Boolean output, BOUT, 
that indicates whether the chip temperature is higher or lower than the trigger temperature, 
TTRIG.  Mathematically,   
1
0OUT
B CHIP TRIG
CHIP TRIG
if T T
if T T
>
= 
<
                             (3-14) 
The TDC of Figure 3.2 can be modified to serve as a temperature trigger.  This 
modification is shown in Figure 3.5.  In this modification, the Logic Block of the TDC of 
Figure 3.2 is removed.  The trigger temperature can be set with the Boolean signal, denoted as 
DOUT. The trigger temperature can be set to its nominal value during the design phase, it can 
be set to a desired value by calibration at production test, or it can be dynamically set by the 
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power/thermal management unit during field operation.  Although this now has a single 
Boolean output, it can still be viewed as a TDC and, depending on how it is used, can still 
have a high resolution as determined by the number of bits at the digital input, DOUT.  
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Figure 3.5  The proposed temperature to digital converter as a temperature trigger 
3.3 Circuit Description 
A temperature to digital converter based upon the architecture shown in Figure 3.5 was 
designed in a 0.13µm process biased with a 1.2V voltage supply. With the same design, the 
performance of the system described in Figure 3.2 can also be obtained by implementing the 
Logic Block externally.  The basic characteristics of the circuit of Figure 3.2 and that of Figure 
3.5 are identical.   
There are many different circuit structures that can be used for the dual-output 
Temperature Transducer block.  Since the 0.13µm process has dual-threshold transistors, a 
wide-headroom temperature transducer based upon the dual-VT cell will be used.  The basic 
dual-VT cell designed for a single output voltage was reported in [4]. Figure 3.6 shows the 
simplified circuit schematic of the proposed temperature to digital converter. 
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Figure 3.6 Simplified circuit of temperature to digital converter 
 The Temperature Transducer is comprised of the four-transistor dual-VT cell used as a 
core followed by a two-output current mirror. The transistor M1 in the core is a high-VT 
transistor. All remaining transistors are normal VT transistors. Using the square-law model for 
the transistors and neglecting both the body effect and the channel modulation effect, the basic 
circuit performance will be derived. Transistors M3 and M4 form a basic current mirror.  If 
these transistors in the mirror are sized the same, the M3:M4 current mirror will have a unity 
gain.  Under this assumption, the temperature core is characterized be the following equations 
(3-15), (3-16) and (3-17). 
                                                         ( )21 3 1
1
1
2 n ox T
WI C V V
L
µ  = − 
 
                    
             (3-15) 
       
( )22 3 2
2
1
2 n ox T
WI C V V
L
µ  = − 
 
                            (3-16) 
    
1 2I I=
                                                      (3-17)
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For notational convenience, define the paramater η12 by the expression 
12
1 2
W W
L L
η    =   
   
                                                  (3-18) 
Assuming that 12>1 and solving the group of equations (3-15) ~ (3-17), the expression for V3 
shown in (3-19) is obtained. It can be seen that V3 is a linear function of the NMOS threshold 
voltages. 
12 1 2
3
12 1
T TV VV η
η
−
=
−
                                           (3-19) 
It’s assumed that all the normal transistors have threshold voltage equal to VT2 and the high 
VT transistor threshold voltage is VT1.   
The value for V2 and V3 will now be derived.  It will be assumed that the mirror gain 
from M3 to M7 is also unity.  If follows directly that the currents I1 (as repeated from (3-15) 
and I3 can be expressed as   
( )21 3 1
1
1
2 n ox T
WI C V V
L
µ  = − 
 
            (3-20) 
( )23 2 4 2
8
1
2 n ox T
WI C V V V
L
µ  = − − 
 
           (3-21) 
( )23 4 2
9
1
2 n ox T
WI C V V
L
µ  = − 
 
               (3-22) 
The M3:M7 mirror gain assumption can be expressed as 
 3 1I I=                                    (3-23) 
Solving equations from (3-20) to (3-23) we obtain the voltage V2: 
( ) ( )18 192 1 2 2
12
2
1 T T T
V V V V
η η
η
+
= − +
−
                                       (3-24) 
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where the parameters η18 and η19 are defined as  
                     18
1 8
W W
L L
η    =    
   
                                                      (3-25) 
                       
19
1 9
W W
L L
η    =    
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                                                      (3-26) 
 It will now be assumed that the mirror gain from M3 to M7 is K where 
5 3
W WK
L L
   
=    
   
                    (3-27) 
This mirror gain will be switch programmable by changing the dimensions of M5.The 
currents I1 and I4 can be expressed as:   
( )21 3 1
1
1
2 n ox T
WI C V V
L
µ  = − 
 
                                      (3-28) 
( )24 1 2
6
1
2 n ox T
WI C V V
L
µ  = − 
 
                                    (3-29) 
From the mirror gain assumption, I4 can be expressed in terms of I1 as 
4 1I KI=                                                             (3-30) 
It follows by solving (3-27), (3-28), (3-29), and (3-30) that  
( )161 1 2 2
12 1
T T T
KV V V Vη
η
= − +
−
                                       (3-31) 
where 
1
16
6
W
L
W
L
η
 
 
 
=
 
 
 
                                                          (3-32) 
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At a chip temperature, by changing the current I2, the current ratio K between I2 and 
I1 which forces V1 equal to V2 can be solved. 
( )( ) ( )
( )
2
18 19 1 2 12 2
16 1 2
1T T T
T T
V V V
K
V V
η η η
η
 + − + −
=   
− 
                  (3-33) 
The temperature dependence of the threshold voltages were given in (2-20) and are repeated 
in (3-34) and (3-35) for convenience.   
1 11 10T TV k T V= +                                                            (3-34) 
2 21 20T TV k T V= +                                                             (3-35) 
Substituting VT1 and VT2 by their thermal models in (3-34) and (3-35) into (3-33), the current
 ratio K can be expressed as shown in (3-36). 
( )( ) ( ) ( ) ( ) ( )
( ) ( )
2
18 19 11 21 12 21 18 19 10 20 12 20
16 11 21 16 10 20
1 1T T T
T T
k k k T V V V
K
k k T V V
η η η η η η
η η
 + − + − + + − + −      
=  
 
− + − 
(3-36) 
To avoid possible confusion with notation for the temperature dependence of the threshold 
voltage and to be consistent with the notation used in (2-20), it should be emphasized that 
many authors reference the threshold voltage to a temperature TNOM (typically 300K) and use 
an expression of the form 
01TH TH
NOM
TV k V
T
 
= − + 
 
                               (3-37) 
In this work, the threshold voltage is referenced to 0K.  The distinction in notation should be 
apparent by comparing (3-34) and (3-37). 
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3.3.1 Process requirements to maintain independence of V1 and V2 
A requirement was mentioned previously that V1 and V2 must carry temperature 
information in different ways.  Additional details about this requirement specifically as they 
apply to the circuit of Figure 3.6 will be discussed in this section. It will be shown that this 
requirement places some restrictions on the characteristics of a process that is suitable for 
fabricating the circuit of Figure 3.6. 
The output K is dependent on the temperature characteristics of two different 
threshold voltages. The relationship between temperature and threshold voltage were given in 
equations (3-34) and (3-35) and are repeated here as (3-38) and (3-39) for convenience.  
         1 11 10T TV k T V= +                                                (3-38) 
                             
2 21 20T TV k T V= +
                                              (3-39) 
The temperature coefficients (k11 and k21) and the threshold constant parts (VT10 and 
VT20) are both random parameters and vary from one process run to another.  They will also 
vary from wafer to wafer in a batch and will vary across a die.  The variation from one 
process run to another will dominate the overall variations in most processes. 
The gain K which carries the temperature information (3-33) was derived previously 
and is repeated for convenience in (3-40) 
( )( ) ( )
( )
2
18 19 1 2 12 2
16 1 2
1T T T
T T
V V V
K
V V
η η η
η
 + − + −
=   
− 
   (3-40) 
where the parameters η18,η19,η12, and η16 are determined by design variables. This can be 
expressed as 
 97 
 
( )
2
2
1 2
1 2
T
T T
VK
V V
ρ ρ
 
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                                    (3-41) 
where 
( ) ( )18 19 61 18 61 19
1 61 18 61 19 68 69
16 61 16
η η η η η ηρ η η η η η η
η η η
+ +
= = = + = +
  (3-42) 
 
( ) ( )12 61 12 61
2 62 61
16 61 16
1η η η ηρ η η
η η η
− −
= = = −                        (3-43) 
It can be seen from (3-41) that the K will become infinite if VT1=VT2 and from the 
discussion in Sec 3.2, the temperature dependence will cancel out if VT2=θVT1 for some 
temperature-independent constant θ. The VT1=VT2 condition is a special case of the 
VT2=θVT1 corresponding to θ=1.  The relationship between the threshold voltages is strictly 
dependent upon the process.   Thus, the requirement that V1 and V2 must carry temperature 
information in different ways places a restriction on the relationship between VT1 and VT2 and 
can be stated that the situation VT2=θVT1 must not occur. But, if VT2 is close to θVT1, the 
circuit will not be practical because of one or more of the following reasons: 
a)  K will become extremely large (corresponding to θ=1)  
b)  K will become highly nonlinear with T 
c)  K will become nearly independent of T 
Thus, for robustness, the requirement can be simply stated that   
                        “VT2 must not be close to θVT1”. 
 Since   k11, k21, VT10, and VT20 are random variables, this distance between VT2 and 
θVT1 must be maintained throughout the domain of these random variables for all θ.  No 
attempt will be made in this dissertation to identify precisely what relationship must be 
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maintained between these random variables but rather a qualitative discussion of this 
separation will be provided. 
As an example, if the high threshold transistor had a threshold voltage of VT10=1V 
and the low threshold transistor has a threshold voltage of VT20=0.5V, there is considerable 
separation of the 0K threshold voltages but if the corresponding temperature coefficients 
were -2mV/oC and -1mV/oC respectively, then the relationship between VT1 and VT2 
becomes VT1=2VT2.  So no temperature information would be carried in K and the 
temperature sensor would not be functional.   
This requirement should be met not only at the design center (often termed typical), 
but also at all possible process corners. The relationship between VT1 and VT2 will affect the 
robustness of the design.  
Consider the statistical distribution of the 0 K threshold voltages and the 
corresponding temperature coefficient for both VT1 and VT2.  These random variables are 
depicted in the VT0-k1 plane in Figure 3.7.   
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Figure 3.7 Distribution space of threshold voltage 
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In this figure, the point TT corresponds to the parameters VT0 and k1 for the nominal 
value for the threshold voltage.  The corners labeled SL, SH, FL, and FH could denote the 1σ 
or the 3σ corners of the joint distributions of VT0 and k1. 
Consider now a dual-threshold process. Possible distributions of the four parameters 
for the two threshold voltages are shown in Figure 3.8.  In all cases, it is assumed that the 
nominal value of VT1 is larger than that of VT2.  It can be shown that if the parameters VT0 
(denoted as VT10) and k1 (denoted as k11) for VT1 and the parameters VT0 (denoted asVT20) 
and k1 (denoted as k21) for VT2 lie on a straight line that passes through the origin in the k1-
VT0 plane, then the two threshold voltages will satisfy the relationship VT2=θVT1 for all T 
where the temperature-independent parameter θ satisfies the relationship 
1011
21 20
T
T
Vk
k V
θ = =                                            (3-44) 
In the process of Figure 3.8 (a), the random variables k1 and VT0 for the low- 
threshold transistor are widely separated from the random variables k1 and VT0 for the high-
threshold transistor and the dashed line passing through the origin separates these two 
domains.  In particular, there is no line passing through the origin that intersects the random 
parameter domains of both transistors and the relationship VT2=θVT1 is not even close to 
being satisfied for any variables in the random parameter domain for VT1 and VT2. In Figure 
3.8 (b), the parameter domain of VT2 is somewhat larger and there is less separation between 
the two parameter domains but the relationship VT2=θVT1 is still far from being satisfied.  For 
the distributions shown in Figure 3.8 (c), the dashed line through the origin still does not 
intersect both parameter domains but it is close to touching the SF corner of the VT2 domain 
and the FS corner of the VT2 domain.  If the random variables are near this corner, K will be 
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only weakly dependent upon T and the value of K may differ considerably from that at other 
points in the parameter domain.  For the distributions shown in Figure 3.8 (d), the dashed line 
passes through the two parameter domains.  So, there will be samples from this population 
where VT2=θVT1 and thus K will be independent of T resulting in no functionality of the TDC 
of Figure 3.5.   But there may be some samples from the population where the performance 
of the temperature sensor is quite good.  In the distribution shown in Figure 3.8 (e), the 
relationship VT2=θVT1 will either be satisfied or nearly satisfied for many points in the 
parameter domain even though VT1 and VT2 remain widely separated.  In a process with these 
characteristics, the TDC of Figure 3.5 would not be practical.  Finally, in the distribution 
shown in Figure 3.8 (f), there is a region where VT2=VT1 or where they are nearly equal even 
though the nominal values for the random variables characterizing VT1 and VT2 show 
reasonable separation.  The values of K would become very large and nonlinear at points in 
the domains that nearly overlap.  The TDC of Figure 3.5 would not be practical in a process 
with these distributions. 
From this discussion, it can be observed that for the TDC of Figure 3.5 to be 
practical, it is necessary to have a process where the regions corresponding to the random 
variables VT0 and k1 for the two threshold voltages are widely separated and are not close to a 
line passing through the origin in the k1-VT0 plane. 
For the purpose of demonstrating the experimental performance of this work, a 
semiconductor process with the appropriate separation of the two threshold voltages is 
required.  The only dual-threshold process that was available for obtaining experimental 
validation of the TDC of Figure 3.5 is a 0.13µm process.    Unfortunately, there was little 
information provided in this process about the statistical distributions of the VT0 and k1 
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parameters for the high threshold and the normal threshold transistors that are needed in the 
TDC of Figure 3.5.  
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Figure 3.8 Distribution of threshold voltages in a dual-threshold process 
Lacking this information for this process and others we have access to, we assumed 
that the VT0 and k1 parameters can be obtained from the four corner models provided with a 
process. The VT0 and k1 parameters for normal VT and high VT transistors that can be 
extracted from the corner models of a process similar to this are listed in Table 3.1.  But since 
the corner models of a process were likely not developed with the intention of accurately 
modeling the corners for the VT0 and k1 parameters, the values presented in Table 3.1 are 
presented only for the purpose of numerically demonstrating how robustness of a specific 
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implementation of the TDC can be assessed and to show that process variations can be of 
concern.  If we make the assumption that we are working in a process modeled by the corner 
VT0 and k1 parameters of Table 3.1, we obtained the approximate distributions at four corners 
shown in Figure 3.9.        
Table 3.1 VT0 and k1 information of threshold voltage  
High VT Normal VT 
VT10 mean 584mV VT20 mean 336mV 
VT10 variation percentage ±25.5% VT20 variation percentage ±15.5% 
k11 mean -631uV/˚C k21 mean -747uV/˚C 
k11variation percentage ±0.55% k21 variation percentage ±11.5% 
 
 
 
Figure 3.9 High VT and normal VT distribution 
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Figure 3.9 shows four examples of two threshold voltages values from different 
process corners. The blue dots are high threshold voltages and the red dots are nominal 
threshold voltages. The letters T, S, F are used to denote the process corners associated with 
the VT10 and VT20 terms and the parameters T, L, H are used to denote the process corners 
associated with the k11 and k21 terms. With this notation, T is typical, S characterizes the slow 
corner and F characterizes the fast corner.  The letter L is denotes the low temperature 
coefficient corner and H denotes the high temperature coefficient corner.  In the ordered 
pairs, the first term corresponds to the normal threshold voltage device and the second term 
to the high threshold voltage device. So, the FH,SL designation indicates that the normal VT 
device is at the Fast “edge” and at  the “high” temperature coefficient corner and the high VT 
device is at the Slow “edge” and “low” temperature coefficient corner.  
Figure 3.9 (a) corresponds to the TT, TT point in the process.  In this case, VT1 and 
VT2 are widely separated, even in the ratio sense, since no line passing through the origin will 
be close to both VT1 and VT2.  Devices that are near the TT,TT location in the distribution 
should  meet the process requirements for the proposed TDC circuit to perform as desired.  
However, if the process is at the FH, SL corner shown as Figure 3.9 (d), the two VTs 
are closed to each other.  The K value needs to be carefully evaluated at the FH, SL corner to 
determine robustness of the TDC.  
Consider now a specific implementation of the TDC in the 0.13um process.  Sizing 
information for this specific implementation for the parameters in the expression for K that 
appear in (3-38) are given in Table 3.2.   
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Table 3.2 Sizing information used in K expression 
η12 η 18 η 19 η 16 
3.56 0.87 0.87 2.96 
 
The relationship between K and T over the temperature range [60˚C, 90˚C] can be 
calculated and is shown in Figure 3.10 at TT,TT and at  SL,SH and FH,FL corners. The 
digitally programmable current mirror gain, K, can be easily designed to cover operation at 
TT, TT as well as these two process corners.  
 
Figure 3.10 K value at TT,TT, SL,SH and FH,FL Corner 
However, when the two VTs are at the FH,SL corner, which is not modeled by this 
process PDK, the required value of the mirror gain, K , as shown in Figure 3.11 is about 10 
times larger  than that at TT,TT.    This indicates that it may be difficult to practically provide 
a programmable current mirror gain that covers this large range.  
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Figure 3.11 K value at FH,SL process corner 
The data presented in Table 3.1 was an attempt to extract statistical corner data for the 
parameters k11,k21, VT10, and VT20 from the corner models of a typical  process.  Though this 
might provide reasonable estimates for the corners of VT10 and VT20, nothing in the 
information provided with processes we have access to suggest that the data is intended to 
accurately model VT10 and VT20.  And the extracted corners of k11 and k12 are so different that 
it appears likely the extraction does not provide realistic estimates for the corners of these 
parameters either.  Lacking model information about the corners of k11 and k12, it can be 
observed that if both were at the 0.55% value of the high VT transistor shown in Table 3.1, 
the TDC design would be robust to process variations at all corners of the process.   And if 
both were at the 11% value of the normal VT transistors, the design would not be robust in a 
process like this.   But, since the TT,TT parameters for the two threshold voltages are widely 
separated in the ratio sense as indicated in Figure 3.9 (a) and the current mirror gain variation 
at TT,TT is small and linear as shown by the curve with the red squares in Figure 3.10, the 
probability of the TDC circuit working as expected if fabricated in a process similar to this 
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should be very high even if the design is not sufficiently robust to process variations to 
guarantee good operation and yield over all process corners. 
The work on a current reference presented in [9] also used dual threshold voltages to 
implement a current reference using a self-stabilized feedback circuit that is architecturally 
equivalent to the four-transistor self-stabilized block on the left side of Figure 3.6. The 
variations in the VT0 and k1 parameters would likely also have some impact on the 
performance of the current reference circuit but statistical issues associated with process 
variations of the VT0 and k1 parameters were not addressed.   
3.3.2 Cascoded implementation of the temperature to digital converter  
The output conductance of the transistors was shown to limit the performance of the 
two temperature transducers discussed in the previous chapter primarily in two ways. One 
concern was how the output conductance affected the linearity and the other was how it 
affected the supply sensitivity.  The voltages V1 and V2 that are applied to the input of the 
comparator are also affected by the output conductance of the transistors in similar ways.  
Since the TDC in Figure 3.5 depends upon the difference between two voltages, some of the 
effects of the output conductance may be cancelled out.  No attempt will be made to quantify 
the effects of the output conductance on this circuit in this dissertation but a cascoded version 
of the TDC will be considered that will further reduce output conductance effects.  Since the 
core temperature sensor is based upon a 4-transistor self-stabilized structure, full cascoding at 
low supply voltages is possible.  
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A fully cascoded temperature to digital converter is shown in Figure 3.12.  The core of 
this cascoded structure is self-biasing and doesn’t need an extra power supply independent 
voltage reference.  The two cascade bias voltages are generated from two current strings 
mirrored from the temperature sensor core using M15 and M16. The other current mirrors are 
also cascoded.  As discussed for the non-cascoded structure, no start-up circuit is needed for 
this TDC. 
 
Figure 3.12 Fully cascoded structure of temperature to digital converter 
3.3.3 Boolean controlled transistor 
The effective size of transistor M5 is controlled by switching in additional “fingers” 
based upon the Boolean code DOUT. Details of the switch using binary weighted finger sizes 
are shown in Figure3.13 for a 4-bit implementation. The left-most transistor is of fixed size 
and the remaining transistors are controlled by DOUT. The current ratio K between I1 and I4 
can be expressed as  
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               (3-45)  
The switches in Figure 3.13 are implemented by PMOS. The gates are controlled by 
digital codes.   
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Figure 3.13 Detail design of M5 
3.3.4 Comparator  
The performance characteristics of the comparator are not critical except for a low 
offset voltage. Furthermore, a one point temperature calibration can be used to remove the 
effects of the voltage offset due to both mismatch and process variations in many comparator 
architectures. For power management applications, the primary target of the prototype design 
that is being considered at this time, the rate of change [10]of temperature is slow, some 
authors suggesting in the range of 60oC/S to 500oC/S, so high speed operation of the 
MSW 
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comparator is not necessary.  Also, high performance designs that come at the expense of high 
power dissipation or large area, is not desirable in a TDC used for on-chip power management. 
A simple comparator that has been used in this prototype implementation is shown in Figure 
3.14. The bias current of this comparator is bootstrapped from the temperature sensor core by 
adding a current-mirror output to the core. I1 in temperature sensor core is mirrored and feed 
to the drain of M4 in Figure 3.14. Because the comparator inputs are two voltages that are 
nearly linear with the threshold voltage of n-channel transistors, the individual input voltages 
of the comparator decrease with increasing temperature. The voltage level at point P follows 
the common input voltage as temperature changes, If the bias current were constant, this 
would reduce Vds3 at higher temperatures thereby driving M3 towards the triode region. 
However, the biasing current is not constant but rather is bootstrapped from the temperature 
sensor core and thus is inversely proportional to temperature. Following equation (3-44), it 
can be known Vgs3-VT3 decreases with temperature increasing. This helps offset the decrease 
in drain voltage on M3 and helps keep it operating in the saturation region.  
3 3 3 32gs T dV V I β− =                                     (3-46) 
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M13 M14
M19
M20
VDD
P
VB
 
Figure 3.14 Comparator structure 
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3.4 Simulation Results 
  The fully-cascoded TDC has been designed in a 0.13µm CMOS process with a 1.2V 
power supply.  It has been specifically designed to support power management applications.  
A complete schematic of the TDC is shown in Figure 3.15 and the device sizes used in the 
design are given in Table 3.3. The corresponding design values for η18, η19, η12, and η16 in the 
expression for K of (3-40) are given in Table 3.2.  
 
(a) TDC Circuit 
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(b) Detail of M5 
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(c) Switches 
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(d) Comparator 
Figure 3.15 The complete schematic of the TDC 
 
Table 3.3 Sizing of TDC in Figure 3.15 
# # # #$#$# $# #$#
%!&'& &'& &'& %&'& !%&'&
#$# #!$#" #$# # $#! #"$#
!%&'& &'& &'& &'"& !%&'&
#() #() #() #() #*+,
%&'& %&'& %&'& &'& %&'&
#$# # # #$#$# $#! #"$#$#$#
!%&'& %&'& %&'& %&'& &'&
#$# #$# # $#! #" #"
!%&'& %&'& %&'& &'& &'&
 
The floor plan of the circuit in Figure 3.15 is shown in Figure 3.16.  In this figure, the 
locations of each of the key blocks are identified. 
MSW 
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Figure 3.16 The floor plan of the TDC 
Critical to the performance of this circuit are the temperature characteristics of the 
threshold voltages of the three types of transistors used in the design.  These threshold 
voltages are modeled as in (3-34) and (3-35) which are repeated below along with the 
threshold voltage model for the p-channel transistors in Figure 3.15. 
1 11 10T TV k T V= +                                            (3-47) 
2 12 20T TV k T V= +                                           (3-48) 
1 0Tp p TpV k T V= +                                           (3-49) 
In this design, the approximate nominal values for the parameters in (3-47)-(3-49) are 
VT10=0.77, VT20=0.56V, VTp0=0.66V, k11=-6.31e-4V/˚C, k12=-7.47e-4 V/˚C, and k1p=-8.69e-4 
V/˚C.  
 The TDC area is 67× 63 µm2, which includes comparator. And the target operating 
range for power management is [60 ˚C, 90 ˚C].  A resolution of four bits in the 
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programmable transistor M5 has been used to demonstrate the concepts.  The four bits of 
resolution in the current mirror was selected to achieve a temperature resolution of 
approximately ±1oC with typical (TT) process parameters.   The resolution can be readily 
increased if more resolution is needed with minimal impact on either area or power dissipation.  
The inherent linearity of the digital output will not be affected by the resolution of M5 though 
the resolution will affect the temperature quantization errors.  Since digital nonlinearity 
correction can be readily implemented, linearity performance will be determined by the 
linearity of the digitally corrected digital output code rather than linearity of the actual digital 
output code.  
Due to process variations, the voltage difference between V1 and V2 in Figure 3.15 
prior to closing the SAR-driven feedback loop will change. If the voltage difference between 
V1 and V2 prior to feedback loop closure increases and this increase is not a small value, the 
limited resolution of the digital control will either prevent loop closure or will prevent loop 
closure over the whole operating temperature range.  
The relationship between K and temperature over process corners is shown in Figure 
3.17. It is based on equation (3-40) and size information in Table 3.2.  When the process is 
distributed closer to the fast-fast (FF) corner, the current mirror gain needed to achieve loop 
closure over the temperature range would be larger. This is due to the fact that the voltage 
difference between V1 and V2 prior to loop closure is larger at the FF corner than at TT.  In 
order to experimentally evaluate the performance of the TDC should the process parameters 
deviate significantly from TT, an external dc voltage source was inserted at the comparator 
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input node.  This dc voltage source will also compensate for offset voltages in the comparator.  
This dc voltage source is denoted as Vshift  in Figure 3.18.  
 
Figure 3.17 K vs. T over process corner 
 
Figure 3.18 Simplified circuit of temperature to digital converter including the ideal voltage 
source at comparator input 
In the simulation and in the experimental measurements which are presented in the 
next section, at 60˚C the value of the ideal voltage source Vshift will be tuned to make V1 and 
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V2 equal when Dout=1111. Then the temperature corresponding to a specific code transition 
will be simulated or measured.   
For notational convenience, the base-10 equivalent of the Boolean code Dout will be 
used when presenting simulation and measurement results. This will be denoted as D10-out.  
For example, Dout=1000 will be equivalently represented as D10-out=8.   
In Figure 3.19, the simulated transition temperatures for the 16 digital output codes, 
D10-out, over process corners are shown.  Though these appear as continuous functions in the 
plot, simulation were only done at the 16 digital output codes and a straight line was placed 
between the corresponding output values.  The different slopes are due to process variations.  
These simulation results suggest that the relationship between the actual digital output code 
and temperature is quite linear and the linearity is good enough that it is difficult to detect 
nonlinearity from these plots.  The relationship between the digitally corrected output code 
and temperature is of more interest and will be discussed next. 
D


_
o
u
t
 
Figure 3.19 D10-out vs. temperature simulation results over process corners 
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To assess the linearity of the data presented in Figure 3.19, an end-point fit line was 
fit to the simulated data for each of the three process corners and fit-line transition 
temperatures were then obtained for the 14 digital output codes 1 ≤ D10-out ≤ 14.  The fit line is 
given by the equation 
( ) ( ) ( ) [ ]1010 10 10 1515 0 15 15
OUT
FIT OUT OUT OUT
D
T T D T D T D −
− − −
−
= = + = − =    (3-50) 
With a two-point calibration at the end points, the output temperature would be given by (3-
50). 
The difference between the fit-line transition temperatures and the actual transition 
temperatures, denoted as TSIM-TSIMFIT, are shown in Figure 3.20.  The maximum difference 
between is about -0.5oC at TT and the largest deviation over process corners occurs at the SS 
corner and is about -0.85oC.  If digital correction of the actual output temperature is not 
implemented, the TSIM-TSIMFIT would correspond to the nonlinearity errors of the TDC 
though simple digital correction is intended to be a part of the TDC.  
 
Figure 3.20 Difference between actual and fit-line transition temperature at each comparator 
transition over process corners 
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Using a batch calibration to digitally correct the actual output code, the nonlinearity 
error of the TDC can be determined.  This batch calibration will be used to calibrate both 
slope and nonlinearity effects. To simulate the approximate effects of a batch calibration, a 
second-order polynomial fit of TSIM-TSIMFIT at the TT state was calculated and the correction 
described in equation (3-51) was used for batch curvature correction.   
( ) 210 100.0086 0.1267 0.0205SIM SIMFIT OUT OUTT T D D− −− = × − × −           (3-51)  
With curvature and end-point slope correction, if follows from (3-50) that the output 
temperature is given by the expression 
  ( ) ( ) ( ) [ ] ( )1010 10 10 1515 0 15 15
OUT
OUT OUT OUT SIM SIMFIT
D
T T D T D T D T T−
− − −
−
= = + = − = + −  
   (3-52) 
Substituting from (3-51), the output temperature becomes 
( ) ( ) ( ) [ ]10 210 10 10 10 101515 0 15 0.0086 0.1267 0.020515
OUT
OUT OUT OUT OUT OUT
D
T T D T D T D D D−
− − − − −
−
= = + = − = − × + × +  
(3-53) 
The residual errors are the INL temperature errors after curvature calibration. These 
results are shown in Figure 3.21. It can be seen that the nonlinearity error for the digitally 
corrected output code is within 0.05oC at TT and the worst-case digitally corrected error 
occurs at the SS process corner and is 0.35oC.    This error is much smaller than the 
acceptable temperature error for power/thermal management of approximately ±1.4oC as 
discussed in Sec. 2.1 of this thesis.  Experimentally, the batch calibration will involve fitting 
a second-order polynomial to the actual measured ( )SIM SIMFIT FITT T−  for a small batch of 
parts from a lot of wafers.  This should at least partially compensate for the error depicted in 
Figure 3.21 obtained by using curvature correction for FF and SS based upon the curvature at 
TT.  Although the digital correction algorithm of equation (3-53) suggests floating point 
arithmetic operations are required, high levels of accuracy in the digital correction are not 
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necessary.   A simple table look-up or a small state-machine could be used to provide the 
digital correction. 
 
Figure 3.21 INL temperature error after curvature calibration at each comparator transition 
over process corners 
The digitally corrected nonlinear error is much smaller than the quantization error in 
this simulation. With 4-bits of quantization covering a nominal temperature operating range 
from [60oC, 90oC], the quantization error will be over ±1oC.  Emphasis on this test circuit 
was to assess the accuracy in determining the transition points of the TDC, not on building a 
TDC with fine resolution.   By increasing the number of bits of resolution on the current 
mirror to 5 or 6, the quantization error can be made much smaller and the nonlinear error 
should not be affected.  
3.5 Measurement Results 
The chip was manufactured in a 0.13um CMOS process.  Five test chips were received. 
A die photograph will not be provided since a mask hides all details of the circuit. It is not 
known whether the test chips came from the same wafer or from different wafers. The 
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designed range of operation for this TDC was [60oC, 90oC] which is a typical operating range 
for power management applications.  Some power management applications may actually 
have the temperature range that is a bit higher, e.g. [90oC, 120oC].  The lower temperature 
range was selected because the Micro-Bath and Electronic Liquid available in our laboratory 
is suitable for measurement over this range but will not support the higher range.  We believe 
the results obtained over this range are indicative of what would be expected if the center of 
the temperature range were translated higher by 30˚C or even more.  All measurements were 
made by placing the TDC in a Fluke 7103 Calibration Micro-Bath using Fluorinart FC-40 as 
the inert Electronic Liquid.  The same test setup that was discussed in Chapter 2 was used for 
making these measurements.  
As discussed in the Simulation Results section, the temperature of the bath was 
initially stabilized with a 60 minute soak at 60oC and the dc voltage VSHIFT was manually 
adjusted so that the transition code DOUT=1111 occurred at 60oC.  This forced the condition 
V1-V2=0 at 60 ̊C.  This provides for full range use of the digital codes. All measurement 
results that are reported were obtained by measuring the transition temperature corresponding 
to selected transition codes set on DOUT.  By breaking the feedback loop between the Logic 
Block and the Temperature Transducer, the temperature at the time the comparator output, 
BOUT, transitioned defines the transition temperature for remaining code transitions.  Before 
each transition point temperature was measured, the temperature was set at least 5˚C below the 
transition temperature and the bath was put in the soak mode for at least 60 minutes to reach 
an equilibrium temperature for the bath.  Then the temperature was ramped up at 
approximately 0.1oC/min until the transition occurred. A reference thermometer was placed in 
close proximity to the test chip.  The reference thermometer was an Isotech T100-250-18 
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platinum resistance probe.  Readout was made with an Isotech F200 Precision Thermometer.  
At the instant the comparator output transitioned from low to high, the temperature on the 
reference thermometer was recorded and this was assumed to be the measured transition 
temperature.  Since this process is quite slow, measurements were made only at a small 
number of transition codes.   With this approach, measurement results are free of quantization 
noise.   
The measured relationship between digital code and temperature for five output codes 
is shown in Figure 3.22. The actual measurement points are shown with symbols in the figure.  
The line connecting the symbols contains no measured information. The average slope is 0.47 
LSB/oC.  This compares to a simulated value of 0.44LSB/oC.   
 
Figure 3.22 Measured digital code vs. temperature 
It can be observed that the five chips have different slopes. At each digital code setting 
after 1111, the corresponding transition temperatures are different. The spread in transition 
temperatures is largest when the digital code is 0000.  Though not readily quantifiable from 
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the measured data shown in Figure 3.22, all five temperature sensors show reasonably good 
linearity over the desired operating range. 
The Integral Nonlinearity (INL) of the TDC relative to the actual output code can be 
evaluated at each measured transition code relative to an end point fit line that is placed 
through the first and last transition codes.  Then, by subtracting the actual transition 
temperature from the fit-line transition temperature, the INL can be obtained at each transition 
code.  Figure 3.23 shows the temperature INL versus the actual digital code for each of the 
five parts. The maximum absolute temperature INL  is about 0.6ºC.  The simulated 
relationship between the actual output code and temperature shown in Figure 3.18 predicts a 
systematic maximum INL of 0.45˚C with TT process parameters.  This is the INL that would 
be achieved if an actual two-point calibration with no temperature measurement errors and no 
digital curvature compensation was used.   
 
Figure 3.23 INL temperature error after two point calibration vs. digital code 
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From Figure 3.23, it can be seen that all five parts have a similar curvature shape.  No 
attempt was made in the design of the TDC to achieve good linearity with the actual output 
code but rather with the digitally corrected output code. Digital calibration could be done by 
measuring and correcting for the curvature for each individual part and if a second-order 
calibration algorithm were used, this would require taking measurements at three 
temperatures.  Though this would provide excellent performance, measurements at three 
temperatures would not be a practical solution for power management applications.  Batch 
curvature calibration is more practical.  With batch curvature calibration, the curvature would 
be experimentally measured for a small number of samples from the population and some 
form of an average of the curvature for these samples would be obtained.  These samples 
then comprise a “batch”.  Then all devices in the population would be digitally calibrated 
based upon the assumption that their nonlinearity is equal to the average of the batch.  
A bath curvature calibration algorithm was implemented for the TDC using the 
measurement data.  Since the total number of parts is small, the batch was comprised of all 
five test circuits. In this case, LMS algorithm is used to fit a second-order polynomial to the 
temperature error curvatures of all 5 chips in Figure 3.23. The correction described in 
equation (3-54) was used for batch curvature correction.   
2
10 100.0099 0.1488 0.0040TEST TESTFIT OUT OUTT T D D− −− = × − −                    (3-54) 
Equation (3-55) can be used to provide the output of the sensor with measured slope 
correction and batch curvature correction.   
( ) ( ) ( ) [ ] ( )1010 10 10 1515 0 15 15
OUT
OUT OUT OUT TEST TESTFIT
D
T T D T D T D T T−
− − −
−
= = + = − = + −   (3-55) 
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Since the circuit was calibrated to force T(D10-OUT =15)=60oC, it follows that the slope and 
curvature corrected output is given by the expression 
( ) [ ]10 210 10 101560 0 60 0.0086 0.1267 0.020515
OUTo o
OUT OUT OUT
D
T C T D C D D−
− − −
−
 = + = − − × + × + 
  (3-56) 
 The residual errors are the measured INL after batch curvature calibration, which are shown 
in Figure 3.24.  With batch curvature calibration, the maximum temperature error is 
decreased to ±0.1 ºC.  This is the performance that would be achieved if a two-point slope 
calibration was implemented along with batch curvature calibration.    
 
Figure 3.24 INL temperature errors after two-point with curvature calibration vs. digital code 
Though the measured linearity performance of the TDC with a second-order batch 
curvature calibration and slope calibration is excellent, the second temperature measurement 
required for slope calibration is not attractive in a production test flow.  A single-point 
temperature measurement at a test temperature that is already a part of the test flow is 
practical and preferrably that temperatue would be near the middle of the target operating 
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range of the TDC.  If the actual digital output codes are used and a one-point calibration is 
implemented at DOUT=0111 for a measured but arbitrary test temperature around  75oC and 
if nominal values for the process are used to define the slope, the measured errors shown in 
Figure 3.25 will be obtained.   
The temperature error over this range is within [-1.7ºC,1.7 ºC] for the five parts. This 
error is much larger than what can be achieved with a two-point calibration and it is mostly 
due to slope errors. It can be seen from Figure 3.25 that the TDC errors are much smaller 
when digital code Dout is close to the calibration digital code 0111. When this TDC is used 
as temperature trigger,  if the calibration code and calibration temperature is  close to the 
digital code corresponding to the trigger temperature,  the accuracy of the temperature trigger 
will be much better than  worst-case tempearature error [-1.7ºC,1.7 ºC]. 
 
Figure 3.25 Temperature errors after one point calibration vs. digital code 
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It was observed that the measured Vshift required for setting the DOUT=1111 transition 
at 60oC correlated well with measured slope for the five test circuits that were measured.  
The relationship between slope and Vshift for the five test circuits is shown in Figure 3.26.  
 
Figure 3.26 TDC slope vs. Vshift 
But Vshift was obtained from measurements at a single temperature and this 
temperature could be the calibration temperature.  This suggests that an alternative to the 
undesired two-temperature slope measurement for slope correction would be a single-
temperature Vshift measurement and that this Vshift can be used to predict and correct for the 
slope.   The measured results shown in Figure 3.27 incorporate slope correction based upon 
the Vshift measurement.  Note that the errors are considerably less than what was achieved 
without slope correction in Figure 3.25. Although this relationship between Vshift and slope 
errors was presented here as simply an experimental observation, a preliminry mathematical 
justification of the approach has been developed but details will be left to future work.  
Finally, second-order batch curvature compensation was implemented in addition to the 
Vshift-based slope correction.  The measured results are shown in Figure 3.28   Note that the 
worst-case error with offset-based slope correction and batch curvature correction is 0.17oC 
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Figure 3.27 Temperature errors after one point calibration incorporating slope correction 
based upon the Vshift measurement vs. digital code 
 
Figure 3.28 Temperature errors after one point calibration with offset-based slope 
correction and batch curvature correction vs. digital code 
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3.6 Figure of Merit for Temperature Sensor for Power Management 
There are a large number of different parameters that are useful for characterizing the 
performance of an integrated temperature sensor.  These include the operating range, accuracy, 
linearity, power dissipation, fabrication process, silicon area, temperature-critical silicon area, 
number of trims, input range, type of output, supply voltage, supply sensitivity, noise, and 
aging characteristics.  Most authors report performance metrics based upon some subset of 
these characteristics. Since there are a large number of different metrics that are relevant, it is 
difficult to make performance comparisons between different structures.  A figure of merit 
that incorporates at least some of these metrics in a meaningful way would be useful for 
assessing relative performance of different structures.   
The Normalized Area and the Power Norm are two figures of merit that each 
combines two characteristics of a TDC but they do not include several other important 
performance metrics.  In this section, a figure of merit for on-chip temperature sensors for 
power management that includes several of the most important performance metrics that is 
useful for objectively comparing temperature sensors used for power management will be 
presented.  It will be used to compare this work with the other recent works included in Table 
3.4. 
In the on-chip temperature sensor literature, most of authors present the circuit 
performance over a wide temperature range. However, according to references [2] ~ [6], 60 ºC 
to 90 ºC is of more concerned for power management. Several authors mention that their work 
can be used as on-chip temperature sensors for power management but don’t present 
performance results over this narrower operating range.  Invariably, the accuracy improves as 
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the operating range narrows provided the calibration temperature is close to or within the 
narrow operating range.  It is difficult to directly make a numerical comparison of temperature 
sensors operating in different temperature ranges.  If two-point calibration at the end points of 
the operating range were used, the error in a typical temperature transducer is dominantly 
second-order.  If the integral nonlinearity (INL) is used to characterize the error, then the INL 
is approximately proportional the square of the temperature range (TR).  Thus, if the same 
temperature transducer was operated over two temperature ranges, TR1 and TR2, the 
approximate relationship between the errors can be expressed as 
2
2
2 12
1
TRINL INL
TR
                                                (3-57) 
This suggests that the ratio INL/TR2 can be used to compare the linearity of two 
temperature transducers operated over different temperature ranges.  Even though two-point 
calibration is seldom used for integrated temperature sensors supporting the power 
management block, the metric INL/TR2 is still useful for comparing TDCs operating over 
different temperature ranges.   
Likewise, some temperature sensors provide a high sampling rate, some inherently 
operate very slowly, and others are suitable for a user-determined sampling rate with widely 
varying power requirements.  If P is the average power dissipation and TCONV is the 
conversion time, the Power Norm (PN), defined as 
 CONVPN P T= ×                                             (3-58) 
is a useful metric for comparing structures with different sampling rates at different power 
levels?  PN is equal to the energy per conversion, ECONV.  As process feature sizes scale 
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downward, the area required for implementing digital functions invariably decreases.  And, in 
low resolution applications, even the area for analog circuits often scales with technology.  
The normalized area, AN, defined as the ratio of the circuit area to the square of the feature 
size can be used to compare area issues in processes with different minimum feature sizes.  
Combining the normalized accuracy, the normalized energy requirements, and the normalized 
area into a single figure of merit provides a meaningful way for comparing different on-chip 
temperature sensors. In this work, a figure of merit (F) for temperature sensor for power 
management is defined in equation (3-59).  
( ) ( ) ( )2 2 212 12 121 1 10 10 10
CONV CONV CONV
TR TR TRF
INL P T AN INL P T AN INL E AN
− − −
    
= = =    
× × × • × •    
     (3-59)                  
The units of F are oC/pJ 
This differs from the figure of merit F1 discussed in Chapter 2 and defined by equation 
(2-28) by replacing the power term in the denominator of F1 by the ECONV and by the scaling 
factor to have the energy units in pJ.  This offers the advantage of incorporating the effective 
sampling rate into the figure of merit which is important and which often varies considerably 
from one temperature sensor structure to another. 
Using the equation (3-59) as a figure of merit, a comparison of this work with other 
recent works, which represent the state of the art,  is shown in the Table 3.4. It lists all of the 
performances parameters related to the figure of merit in equation (3-52). It shows the figure 
of merit of this work is about 104 to 106 time better than that of the other works. Although 
there is a bit of digital circuitry that is not included in this work, this circuitry does not affect 
most of the performance parameters and should only have a modest impact on the area.  
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Although the TDC was specifically designed in this work to operate over the narrow 
range needed for power/ thermal management purpose, the structure will also perform well 
over much larger operating ranges. Although some other temperature to digital converter may 
have better accuracy and linearity than this structure over larger temperature ranges, this 
structure is small and power efficient and will still have a much better figure of merit, F, than 
other reported structures that operate over a wider temperature range.   
Table 3.4 Figure of merits comparison 
Temp Sensor This work Law[5] Chen[6] Shors [8] 
Temp Range (oC) 30 40  100 110 
INL Error (oC) ±0.1 ±0.9 ±0.8 ±1.5 
Power (mW) 0.0816 0.119 0.1 1.4 
Feature Size (µm) 0.13 0.18 0.35 0.022 
Area (mm2) 0.0025 0.042 0.175 0.0061 
Area Norm  1.5×105 1.30×106 1.43×106 1.26×107 
TCONV(µSec) 1 1000 5×105 10~100 
ECONV(pJ/conv) 81.6 1.19×105 5×107 1.4×104~1.4×105 
F(oC / pJ) 7.5e-4 1.2e-8 1.8e-10 4.6e-8~4.6e-9 
 
3.7 Conclusion 
A new compact CMOS temperature to digital converter has been introduced that does 
not require either a reference generator or an ADC. It has low power supply sensitivity and 
can be used as a temperature monitoring circuit to support the power/thermal management 
functions that are an integral part of many large integrated circuits.  Although emphasis on 
this structure was on power/thermal management applications, the approach is much more 
generally applicable.  A figure of merit was introduced that combines the effects of accuracy, 
conversion rate, feature size, and energy efficiency into a single metric that is useful for 
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comparing different temperature sensors designed in different processes, with different 
accuracy requirements, different operating ranges, and different sampling rates.   
A prototype circuit was implemented in 0.13um CMOS process with a 1.2V power 
supply.  It was designed to operate over the temperature range [60 ̊C, 90 ̊C] which is a typical 
operating range for power management applications. The measurement results show the 
maximum temperature error for the digital output in the operating range is ±0.1 ̊C after a two-
point calibration, and ±1.5 ̊C after a one-point calibration. Compared to the state of the art, the 
proposed TDC has the accuracy needed for power management applications that is missing in 
some other solutions, it has a normalized area is a factor of 10 to 100 lower than that of 
smallest state of the art structures, and the energy/conversion step is a factor of 100 to 106 
lower than that most energy efficient state of the art structures.  Based upon the new figure of 
merit introduced, the proposed structure has a figure of merit of 7.5×10-4 pJ/oC which is a 
factor of 104 to 106 better than the best of the state of the art. 
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CHAPTER 4.  CONCLUSION 
 
In this research, new types of CMOS on-chip temperature sensors for power 
management applications were investigated. To improve the power and thermal management 
of multi-core systems, the proposed temperature sensors will be placed at multiple locations 
on the chips to monitor the chip temperature and provide temperature input information to 
the thermal controller. To accomplish this application, the proposed threshold-voltage-based 
temperature sensor is tinny and power efficient with sufficient accuracy for power 
management applications.   
First, an all-CMOS accurate temperature sensor targeting processor power 
management has been proposed. Temperature sensors comprised of both a four MOS 
transistor cell and a five MOS transistor cell were described.  The five MOS temperature 
sensor was designed, fabricated, and tested in two processes. The two designs have similar 
performances. The design in an ONC 0.18µm process consumes only 105 µW of static 
power. Its circuit area is about 330 µm2. After one-point calibration, the measurement results 
show the temperature error within 0.75ºC over the temperature range of [60 ºC, 100 ºC]. 
With curvature calibration, the INL temperature error of this design over the temperature 
range of [60 ºC, 100 ºC] is 0.25 ºC.  The second design of the five MOS transistor 
temperature sensor was fabricated in a TSMC 0.18µm process. The power consumption was 
about 100 µW and the area is about 360 µm2. The maximum temperature error after a one-
point temperature calibration is 0.6 ºC over the temperature range of [60 ºC, 100 ºC]. The 
INL temperature error after curvature calibration is 0.06 ºC over the same temperature range.   
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This accuracy is well beyond what is needed for power/thermal management circuitry to 
achieve target reliability goals in multi-core systems. 
A second contribution in this work was the introduction of a compact CMOS 
temperature to digital converter that does not require either a reference generator or an ADC. 
It can be used as a temperature monitoring circuit to protect other on-chip circuits from over- 
heating. This was design implemented in a 0.13um process with 1.2V power supply. It was 
designed to work over the temperature range [60 ̊C, 90 ̊C] required for power management 
applications.  Measurement results show the maximum temperature error for the digital 
output over the operating range is ±0.1 ̊C. Compared to the state of the art, the proposed TDC 
has the accuracy needed for power management applications that is missing in some other 
solutions, it has a normalized area that is a factor of 10 to 100 lower than that of smallest 
state of the art structures, and the energy/conversion step is a factor of 100 to 106 lower than 
that of the most energy efficient state of the art structures.  Based upon the new figure of 
merit introduced, the proposed structure has a figure of merit of 7.5×10-4 pJ/oC which is a 
factor of 104 to 106 better than the best of the state of the art. 
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